[go: up one dir, main page]

Yuan et al., 2016 - Google Patents

A power efficient test data compression method for SoC using alternating statistical run-length coding

Yuan et al., 2016

Document ID
7233091569498554551
Author
Yuan H
Guo K
Sun X
Ju Z
Publication year
Publication venue
Journal of Electronic Testing

External Links

Snippet

A power efficient System-on-a-Chip test data compression method using alternating statistical run-length coding is proposed. To effectively reduce test power dissipation, the test set is firstly preprocessed by 2D reordering scheme. To further improve the compression …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Yuan et al. A power efficient test data compression method for SoC using alternating statistical run-length coding
Iyengar et al. Deterministic built-in pattern generation for sequential circuits
Wu et al. Efficient test compression technique for SoC based on block merging and eight coding
Thilagavathi et al. Two-stage low power test data compression for digital VLSI circuits
US20040117710A1 (en) Weight compression/decompression system
Yuan et al. Test data compression for system-on-a-chip using count compatible pattern run-length coding
Yuan et al. A power efficient BIST TPG method on don’t care bit based 2-D adjusting and hamming distance based 2-D reordering
Mehta et al. Run‐Length‐Based Test Data Compression Techniques: How Far from Entropy and Power Bounds?—A Survey
Tenentes et al. High-quality statistical test compression with narrow ATE interface
Ye et al. Test data compression using alternating variable run-length code
Mehta et al. Modified selective Huffman coding for optimization of test data compression, test application time and area overhead
Vohra et al. Optimal selective count compatible runlength encoding for SoC test data compression
Zhan et al. A scheme of test data compression based on coding of even bits marking and selective output inversion
Feng et al. A test data compression method for system-on-a-chip
Sharma et al. Test data volume minimization using double hamming distance reordering with mixed RL-Huffman based compression scheme for system-on-chip
Chen et al. A variable-length compatible compression scheme based on tristate signals
Yuan et al. Test data compression for system-on-chip using flexible runs-aware PRL coding
Rooban et al. Test Data Compression Methods: A Review
Roy et al. Pattern generation and test compression using presto generator
CN114595108B (en) Test data transmission optimization method based on JTAG standard
CN105137320A (en) Compatibility compression method among grouped testing vectors reordered based on testing mode
Thilagavathi et al. Adaptive Multicale Transformation Run-Length Code-Based Test Data Compression in Benchmark Circuits.
Lin et al. A Test Response Systolic Compression Method Based on Compressed Sensing
Kalamani et al. Test Data Compression Using a Hybrid of Bitmask Dictionary and 2 n Pattern Run-length Coding Methods
Lee et al. Mismatch address indexing for test data compression