[go: up one dir, main page]

Harrer et al., 2008 - Google Patents

Room temperature nanoimprint lithography using molds fabricated by molecular beam epitaxy

Harrer et al., 2008

View PDF
Document ID
7195568804993452286
Author
Harrer S
Strobel S
Scarpa G
Abstreiter G
Tornow M
Lugli P
Publication year
Publication venue
IEEE transactions on nanotechnology

External Links

Snippet

We have demonstrated single-step room temperature nanoimprint lithography (RTNIL) using polystyrene (PS, average molecular weights ranging from 13 to 97 kg/mol) as the imprint polymer layer on a silicon substrate for imprinting rectangular line patterns with varying …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANO-TECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANO-STRUCTURES; MEASUREMENT OR ANALYSIS OF NANO-STRUCTURES; MANUFACTURE OR TREATMENT OF NANO-STRUCTURES
    • B82Y40/00—Manufacture or treatment of nano-structures
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANO-TECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANO-STRUCTURES; MEASUREMENT OR ANALYSIS OF NANO-STRUCTURES; MANUFACTURE OR TREATMENT OF NANO-STRUCTURES
    • B82Y10/00—Nano-technology for information processing, storage or transmission, e.g. quantum computing or single electron logic

Similar Documents

Publication Publication Date Title
Morton et al. Wafer-scale patterning of sub-40 nm diameter and high aspect ratio (> 50: 1) silicon pillar arrays by nanoimprint and etching
US7901586B2 (en) Method of manufacturing self-ordered nanochannel-array and method of manufacturing nanodot using the nanochannel-array
Wang et al. Nanometer scale patterning and pattern transfer on amorphous Si, crystalline Si, and SiO2 surfaces using self-assembled monolayers
US10336023B2 (en) Method for creating patterns
Viheriälä et al. Applications of UV-nanoimprint soft stamps in fabrication of single-frequency diode lasers
JP2003534651A (en) Method for producing template and template produced by the method
US8084365B2 (en) Method of manufacturing a nano structure by etching, using a substrate containing silicon
Harrer et al. Room temperature nanoimprint lithography using molds fabricated by molecular beam epitaxy
US7368395B2 (en) Method for fabricating a nano-imprinting mold
CN100405552C (en) electron beam micromachining method
Choi et al. Selective growth of InAs self-assembled quantum dots on nanopatterned SiO 2/Si substrate
Jeong et al. Fabrication of vertical silicon nanotube array using spacer patterning technique and metal-assisted chemical etching
Arakcheeva et al. Fabrication of semiconductor-and polymer-based photonic crystals using nanoimprint lithography
Lugli et al. Advances in nanoimprint lithography
US7329115B2 (en) Patterning nanoline arrays with spatially varying pitch
WO2008138361A1 (en) Mold for generating nanostructures, and mold holder unit
Harrer et al. Technology assessment of a novel high-yield lithographic technique for sub-15-nm direct nanotransfer printing of nanogap electrodes
JP5152715B2 (en) Three-dimensional fine processing method and three-dimensional fine structure
Liang et al. Self-limited self-perfection by liquefaction for sub-20 nm trench/line fabrication
JP2003051488A (en) Ion beam micromachining method
Saller et al. One-step transfer printing of patterned nanogap electrodes
Nasir et al. The fabrication of mono-domain highly ordered nanoporous alumina on a wafer scale by aguided electric field
JP5494992B2 (en) 3D microfabricated substrate
Meneou Pathways for quantum dot optoelectronics fabrication using soft nanoimprint lithography
JP2003179032A (en) Ion beam microfabrication method of inorganic multilayer resist and semiconductor device, quantum device, micromachine component and fine structure thereby