Zaidenberg et al., 2015 - Google Patents
Timing and side channel attacksZaidenberg et al., 2015
View PDF- Document ID
- 7102086542061115478
- Author
- Zaidenberg N
- Resh A
- Publication year
- Publication venue
- Cyber Security: Analytics, Technology and Automation
External Links
Snippet
How would you know the US pentagon is planning an attack on Iraq? One possible plan is to infiltrate the pentagon using spies, flipping traitors etc. But this sounds like lots of work and it is a dangerous work. That is the direct approach. Another possible plan is to ask the pizza …
- 231100000486 side effect 0 abstract description 14
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Schwarz et al. | Netspectre: Read arbitrary memory over network | |
| Moghimi et al. | Cachezoom: How SGX amplifies the power of cache attacks | |
| Lyu et al. | A survey of side-channel attacks on caches and countermeasures | |
| Gueron | A memory encryption engine suitable for general purpose processors | |
| Vicarte et al. | Opening pandora’s box: A systematic study of new ways microarchitecture can leak private data | |
| Van Bulck et al. | Foreshadow: Extracting the keys to the intel {SGX} kingdom with transient {Out-of-Order} execution | |
| Kong et al. | Deconstructing new cache designs for thwarting software cache-based side channel attacks | |
| Wang et al. | Covert and side channels due to processor architecture | |
| US9460290B2 (en) | Conditional security response using taint vector monitoring | |
| US7958320B2 (en) | Protected cache architecture and secure programming paradigm to protect applications | |
| Chen et al. | Certifying program execution with secure processors | |
| Henson et al. | Beyond full disk encryption: Protection on security-enhanced commodity processors | |
| Olson et al. | Security implications of third-party accelerators | |
| Brasser et al. | Advances and throwbacks in hardware-assisted security: Special session | |
| Garay et al. | Software integrity protection using timed executable agents | |
| Shi et al. | Authentication control point and its implications for secure processor design | |
| Saxena et al. | Preventing from cross-VM side-channel attack using new replacement method | |
| US12423414B2 (en) | MAYA: a hardware-based cyber-deception framework to combat malware | |
| Brasser et al. | Special session: Advances and throwbacks in hardware-assisted security | |
| CN112613000A (en) | Sensitive information protection method and device, electronic equipment and readable storage medium | |
| Raj et al. | Keep the PokerFace on! Thwarting cache side channel attacks by memory bus monitoring and cache obfuscation | |
| Jiang et al. | An effective authentication for client application using ARM trustzone | |
| Kaur et al. | A survey on cache timing channel attacks for multicore processors | |
| Zaidenberg et al. | Timing and side channel attacks | |
| Aref | Modified cache-template attack on AES |