[go: up one dir, main page]

Shi et al., 2022 - Google Patents

Using mixed logic synthesis tools in open-source FPGA design framework

Shi et al., 2022

Document ID
6961133034514773204
Author
Shi L
Xiao Y
Shao Y
Chu Z
Publication year
Publication venue
2022 China Semiconductor Technology International Conference (CSTIC)

External Links

Snippet

In recent years, several open-source logic synthesis tools and design frameworks have emerged. However, there is limited research on the interactive combinations of these logic synthesis tools. To exploit the optimization capabilities of these tools, in this paper, we mixed …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks

Similar Documents

Publication Publication Date Title
US8146040B1 (en) Method of evaluating an architecture for an integrated circuit device
US6311317B1 (en) Pre-synthesis test point insertion
US8196076B2 (en) Optimal flow in designing a circuit operable in multiple timing modes
US8918748B1 (en) M/A for performing automatic latency optimization on system designs for implementation on programmable hardware
Gavrilov et al. Library-less synthesis for static CMOS combinational logic circuits
US10162918B1 (en) Integrated circuit retiming with selective modeling of flip-flop secondary signals
US10102172B1 (en) Method and apparatus for performing a single pass compilation for systems with dynamically reconfigurable logic blocks
US8661378B2 (en) Asychronous system analysis
US20170328951A1 (en) Embedded built-in self-test (bist) circuitry for digital signal processor (dsp) validation
AZZAZ et al. FPGA HW/SW codesign approach for real-time image processing using HLS
Jyothi et al. Taint: Tool for automated insertion of trojans
Cho et al. Towards bidirectional LUT-level detection of hardware Trojans
JP6362318B2 (en) Semiconductor integrated circuit design support apparatus, method and program
US7171633B1 (en) Estimating quality during early synthesis
Calvino et al. Enhancing delay-driven lut mapping with boolean decomposition
US8893068B1 (en) Techniques to generate a more accurate simulation model
Shi et al. Using mixed logic synthesis tools in open-source FPGA design framework
Deshpande et al. A review on ASIC synthesis flow employing two industry standard tools
Kwadjo et al. Performance exploration on pre-implemented CNN hardware accelerator on FPGA
Hung et al. Faster FPGA debug: Efficiently coupling trace instruments with user circuitry
US11194942B1 (en) Emulation system supporting four-state for sequential logic circuits
Chang et al. Post-placement rewiring and rebuffering by exhaustive search for functional symmetries
Iqbal et al. “Multi-Circuit”: Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits
Zhang et al. A fast HDL model for full-custom FPGA verification
Kaur et al. Heterogeneous Logic Implementation for Adders in VTR