[go: up one dir, main page]

Barchi et al., 2019 - Google Patents

Flexible on-line reconfiguration of multi-core neuromorphic platforms

Barchi et al., 2019

Document ID
6930852171554081230
Author
Barchi F
Urgese G
Siino A
Di Cataldo S
Macii E
Acquaviva A
Publication year
Publication venue
IEEE Transactions on Emerging Topics in Computing

External Links

Snippet

Neuromorphic architectures are emerging not only for real-time simulation of brain-scale biological neural networks but also to support innovative brain-inspired computational paradigms. In both domains there is an increasing demand for flexibility in terms of network …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogramme communication; Intertask communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G06F8/31—Programming languages or programming paradigms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
Rhodes et al. sPyNNaker: a software package for running PyNN simulations on SpiNNaker
US8712941B2 (en) Elementary network description for efficient link between neuronal models and neuromorphic systems
US8719199B2 (en) Systems and methods for providing a neural network having an elementary network description for efficient implementation of event-triggered plasticity rules
US9311596B2 (en) Methods for memory management in parallel networks
US9412064B2 (en) Event-based communication in spiking neuron networks communicating a neural activity payload with an efficacy update
JP6169697B2 (en) Apparatus and method for spiking neuron network learning
US20130073495A1 (en) Elementary network description for neuromorphic systems
Rowley et al. SpiNNTools: the execution engine for the SpiNNaker platform
US6856950B1 (en) Abstract verification environment
CN110088737A (en) Concurrent program is converted to the integration schedules for the hardware that can be deployed in the cloud infrastructure based on FPGA
Barchi et al. Flexible on-line reconfiguration of multi-core neuromorphic platforms
Müller et al. Extending brainscales OS for BrainScaleS-2
US12333351B2 (en) Synchronization of processing elements that execute statically scheduled instructions in a machine learning accelerator
Burns et al. Flux: A language for programming high-performance servers
Parlavantzas et al. A service‐based framework for building and executing epidemic simulation applications in the cloud
Patterson Managing a real-time massively-parallel neural architecture
Siino et al. Data and commands communication protocol for neuromorphic platform configuration
Abdallah et al. Comprehensive Review of Neuromorphic Systems
Barchi et al. An efficient mpi implementation for multi-coreneuromorphic platforms
Campeanu GPU support for component-based development of embedded systems
Barchi et al. Mapping spiking neural networks on multi-core neuromorphic platforms: Problem formulation and performance analysis
WO2021212045A1 (en) Synchronization of processing elements and software managed memory hierarchy in a machine learning accelerator
CN112860228B (en) Eigenvalue solving method, eigenvalue solving device, computer equipment and storage medium
Oltra Oltra LiveSNN: a new ecosystem for HEENS architecture
Barchi Many-core and heterogeneous architectures: programming models and compilation toolchains