[go: up one dir, main page]

Lee et al., 2024 - Google Patents

Improving Fault Coverage of Random Pattern Test using a Scalable Distance Function

Lee et al., 2024

Document ID
65734859385806740
Author
Lee S
Lee S
Ahn J
Publication year
Publication venue
2024 9th International Conference on Integrated Circuits, Design, and Verification (ICDV)

External Links

Snippet

In this paper, we proposed a new method to improve the fault coverage of random test patterns generated based on a scalable distance function. The proposed patterns are made by effectively mixing pseudorandom and antirandom patterns according to a distance …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/006—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. WSI

Similar Documents

Publication Publication Date Title
Wang et al. DS-LFSR: a BIST TPG for low switching activity
Shivakumar et al. A low-power and area-efficient design of a weighted pseudorandom test-pattern generator for a test-per-scan built-in self-test architecture
Zhang et al. Power supply noise control in pseudo functional test
Voyiatzis et al. An input vector monitoring concurrent BIST architecture based on a precomputed test set
Lee et al. Improving Fault Coverage of Random Pattern Test using a Scalable Distance Function
Sahari et al. Scalable antirandom testing (SAT)
Chatterjee et al. LOT: Logic Optimization with Testability. New transformations for logic synthesis
Alamgir et al. A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications
Zhang et al. Design and synthesis of low power weighted random pattern generator considering peak power reduction
Park et al. An Efficient Low Power BIST for Automotive SoC With Periodic Pattern Type Selection
Alamgir et al. Adaptive random testing with total cartesian distance for black box circuit under test
Alamgir et al. Horizontal diversity in test generation for high fault coverage
Ibrahim et al. Minimization of CTS of k-CNOT circuits for SSF and MSF model
Alamgir et al. Multiple controlled antirandom testing (MCAT) for high fault coverage in a black box environment
Liu et al. An efficient controlled LFSR hybrid BIST scheme
Chattopadhyay et al. Circuit partitioning using particle swarm optimization for pseudo-exhaustive testing
Karthy et al. Optimized counting threshold Built-in redundancy analysis for memories
Huang et al. Maximization of power dissipation under random excitation for burn-in testing
Zhou et al. A new low power test pattern generator using a variable-length ring counter
Bakalis et al. Low power BIST for wallace tree-based multipliers
Brindha An enhanced architecture for high performance BIST TPG
Sathvika et al. A Weighted Pseudorandom Test Pattern Generator for a Built In Self Test Architecture
KR20250102241A (en) Apparatus and method for test data generation for semiconductor testing
Sribhuvaneshwari et al. Enhanced built in self testing with reduced time and power consumption using minimum spanning tree
Selvarasan et al. An Overview on Strategies to Perform VLSI Testing Productively Utilizing BIST