Ray et al., 2016 - Google Patents
Multilevel design understanding: from specification to logicRay et al., 2016
View PDF- Document ID
- 6484557990156011354
- Author
- Ray S
- Harris I
- Fey G
- Soeken M
- Publication year
- Publication venue
- 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
External Links
Snippet
Multilevel Design Understanding: From specification to logic Page 1 Multilevel Design
Understanding: From Specification to Logic Invited Paper Sandip Ray NXP Semiconductors
Austin, TX 78735 USA sandip.ray@nxp.com Ian G. Harris University of California Irvine Donald …
- 238000000034 method 0 description 19
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
- G06F17/27—Automatic analysis, e.g. parsing
- G06F17/2705—Parsing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Seger et al. | An industrially effective environment for formal hardware verification | |
| Chen et al. | System-level validation: high-level modeling and directed test generation techniques | |
| EP1706833B1 (en) | System and method for modeling, abstraction, and analysis of software | |
| Velev et al. | Superscalar processor verification using efficient reductions of the logic of equality with uninterpreted functions to propositional logic | |
| Li et al. | HML, a novel hardware description language and its translation to VHDL | |
| Jones et al. | Practical formal verification in microprocessor design | |
| Ray et al. | Multilevel design understanding: from specification to logic | |
| Clarke et al. | Program slicing for VHDL | |
| Casaubieilh et al. | Functional verification methodology of Chameleon processor | |
| Devarajegowda | Model-based Generation of Assertions for Pre-silicon Verification | |
| US7302656B2 (en) | Method and system for performing functional verification of logic circuits | |
| US7257786B1 (en) | Method and apparatus for solving constraints | |
| Urdahl et al. | Properties first? A new design methodology for hardware, and its perspectives in safety analysis | |
| Mahmoudi et al. | A Systematic Mapping Study on SystemC/TLM Modeling Capabilities in New Research Domains | |
| Kaivola et al. | Timed causal fanin analysis for symbolic circuit simulation | |
| Coward et al. | Datapath verification via word-level e-graph rewriting | |
| Yin et al. | HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation | |
| Cordeiro et al. | Continuous verification of large embedded software using SMT-based bounded model checking | |
| Ivannikov et al. | The use of contract specifications for representing requirements and for functional testing of hardware models | |
| Dhavala et al. | Verifying PETSc Vector Components Using CIVL | |
| Corno et al. | Automatic test generation for verifying microprocessors | |
| Jenihhin et al. | Temporally extended high-level decision diagrams for PSL assertions simulation | |
| Schule et al. | Exact runtime analysis using automata-based symbolic simulation | |
| Pulka et al. | VEST-an intelligent tool for timing SoCs verification using UML timing diagrams | |
| Ludwig et al. | Property-driven development of a RISC-V CPU |