[go: up one dir, main page]

Wrazien et al., 2004 - Google Patents

Characterizing damage to ONO dielectrics induced during programming SONOS/NROMTM non-volatile semiconductor memory (NVSM) devices

Wrazien et al., 2004

View PDF
Document ID
6371126812817923368
Author
Wrazien S
Wang Y
Khan B
White M
Publication year
Publication venue
Solid-State Electronics

External Links

Snippet

We present experimental results on scaled silicon-oxide–nitride-oxide–silicon (SONOS/NROMTM) transistors using a variety of programming mechanisms. These devices store holes and electrons in traps in a nitride layer in the gate dielectric. Programming is …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0466Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. MNOS, SNOS
    • G11C16/0475Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. MNOS, SNOS comprising plural independent storage sites which store independent data
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/107Programming all cells in an array, sector or block to the same state prior to flash erasing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/14Circuits for erasing electrically, e.g. erase voltage switching circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436Arrangements for verifying correct programming or erasure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2607Circuits therefor
    • G01R31/2621Circuits therefor for testing field effect transistors, i.e. FET's
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N27/00Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means
    • G01N27/26Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating electrochemical variables; by using electrolysis or electrophoresis
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/40Electrodes; Multistep manufacturing processes therefor
    • H01L29/41Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/4234Gate electrodes for transistors with charge trapping gate insulator

Similar Documents

Publication Publication Date Title
Wang et al. An analytical retention model for SONOS nonvolatile memory devices in the excess electron state
Wrazien et al. Characterization of SONOS oxynitride nonvolatile semiconductor memory devices
Heremans et al. Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation
Tsai et al. Cause of data retention loss in a nitride-based localized trapping storage flash memory cell
Rofan et al. Stress-induced oxide leakage
JP3863921B2 (en) Floating gate memory programming method
Bez et al. A novel method for the experimental determination of the coupling ratios in submicron EPROM and Flash EEPROM cells
Wrazien et al. Characterizing damage to ONO dielectrics induced during programming SONOS/NROMTM non-volatile semiconductor memory (NVSM) devices
Wellekens et al. Write/erase degradation in source side injection flash EEPROM's: characterization techniques and wearout mechanisms
Bi Radiation effects of floating-gate (FG) and charge-trapping (CT) Flash memory technologies
US7388785B2 (en) Method for extracting the distribution of charge stored in a semiconductor device
Weber et al. Hot-hole-induced negative oxide charges in n-MOSFETs
San et al. Determination of trapped oxide charge in flash EPROMs and MOSFETs with thin oxides
Ielmini et al. Modeling of anomalous SILC in flash memories based on tunneling at multiple defects
JP2009238858A (en) Method of evaluating charge center position of semiconductor device, evaluation apparatus and program therefor
Zahid et al. Electron Trap Profiling Near $\hbox {Al} _ {2}\hbox {O} _ {3} $/Gate Interface in TANOS Stack Using Gate-Side Trap Spectroscopy by Charge Injection and Sensing
Kotov et al. Tunneling phenomenon in SuperFlash cell
Versari et al. Fast tunneling programming of nonvolatile memories
Torrente et al. Microscopic analysis of erase-induced degradation in 40 nm NOR flash technology
Torrente et al. Physically-based evaluation of aging contributions in HC/FN-programmed 40 nm NOR Flash technology
Lue et al. A novel gate-sensing and channel-sensing transient analysis method for real-time monitoring of charge vertical location in SONOS-type devices and its applications in reliability studies
Larcher et al. SILC effects on E/sup 2/PROM memory cell reliability
Yih et al. Characterization of hot-hole injection induced SILC and related disturbs in flash memories
CN103761989B (en) Single charging techniques is utilized to measure the method for local hole distribution in SONOS storer
Compagnoni et al. Study of nanocrystal memory reliability by CAST structures