[go: up one dir, main page]

Russek et al., 2013 - Google Patents

The enhancement of a computer system for sorting capabilities using FPGA custom architecture

Russek et al., 2013

View PDF
Document ID
6347798838800713217
Author
Russek P
Wiatr K
Publication year
Publication venue
Computing and Informatics

External Links

Snippet

The primary goal of the presented experiment was to judge the usefulness of FPGA technology in the sorting operation performed by computer systems. We were interested to see if it was possible to achieve better system performance and lower energy consumption …
Continue reading at www.cai.sk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Auten et al. Hardware acceleration of graph neural networks
Ahn et al. PIM-enabled instructions: A low-overhead, locality-aware processing-in-memory architecture
Owens et al. Research challenges for on-chip interconnection networks
Wong et al. Comparing FPGA vs. custom CMOS and the impact on processor microarchitecture
Teubner et al. Data processing on FPGAs
US6205537B1 (en) Mechanism for dynamically adapting the complexity of a microprocessor
US8276120B2 (en) Reconfigurable coprocessor architecture template for nested loops and programming tool
Shao et al. Research infrastructures for hardware accelerators
Sadredini et al. eAP: A scalable and efficient in-memory accelerator for automata processing
Hadade et al. Some useful optimisations for unstructured computational fluid dynamics codes on multicore and manycore architectures
Zhang et al. High throughput large scale sorting on a CPU-FPGA heterogeneous platform
Romaszkan et al. ACOUSTIC: Accelerating convolutional neural networks through or-unipolar skipped stochastic computing
Wu et al. The Q100 database processing unit
Su et al. Graph sampling with fast random walker on hbm-enabled fpga accelerators
Nguyen et al. An fpga-based convolution ip core for deep neural networks acceleration
Orenes-Vera et al. DCRA: A distributed chiplet-based reconfigurable architecture for irregular applications
Dhar et al. Freac cache: Folded-logic reconfigurable computing in the last level cache
Russek et al. The enhancement of a computer system for sorting capabilities using FPGA custom architecture
Werner et al. Accelerated join evaluation in Semantic Web databases by using FPGAs
Kulkarni et al. Low overhead CS-based heterogeneous framework for big data acceleration
Rahmani et al. Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip
Haas et al. Application-specific architectures for energy-efficient database query processing and optimization
Shi Sparse matrix multiplication on a many-core platform
Bamberg et al. eIQ Neutron: Redefining edge-AI inference with integrated npu and compiler innovations
Boutros Reconfigurable Architectures for Deep Learning