del Mar HERSHENSON, 2004 - Google Patents
Analog circuit design via geometric programmingdel Mar HERSHENSON, 2004
- Document ID
- 6316113894378285142
- Author
- del Mar HERSHENSON M
- Publication year
- Publication venue
- IEICE transactions on fundamentals of electronics, communications and computer sciences
External Links
Snippet
In this paper we describe a method for the automated design of analog circuits. The method simultaneously sizes the different components (transistors, capacitors, etc.) in a pre-defined circuit topology and places them according to a pre-defined slicing tree. The method is …
- 238000000034 method 0 abstract description 44
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
- G06F17/21—Text processing
- G06F17/22—Manipulating or registering by use of codes, e.g. in sequence of text characters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/08—Multi-objective optimization
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B17/00—Systems involving the use of models or simulators of said systems
- G05B17/02—Systems involving the use of models or simulators of said systems electric
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7783996B2 (en) | Optimization for circuit design | |
| Toumazou et al. | Analog IC design automation. I. Automated circuit generation: new concepts and methods | |
| Maulik et al. | Sizing of cell-level analog circuits using constrained optimization techniques | |
| Shi | Graph-pair decision diagram construction for topological symbolic circuit analysis | |
| US9898566B2 (en) | Method for automated assistance to design nonlinear analog circuit with transient solver | |
| Hsu et al. | DC small signal symbolic analysis of large analog integrated circuits | |
| Iskander et al. | Hierarchical sizing and biasing of analog firm intellectual properties | |
| Roy et al. | Numerically convex forms and their application in gate sizing | |
| Jafari et al. | Design optimization of analog integrated circuits by using artificial neural networks | |
| Stefanovic et al. | PAD: A new interactive knowledge-based analog design approach | |
| del Mar Hershenson | CMOS analog circuit design via geometric programming | |
| Degrauwe et al. | The ADAM analog design automation system | |
| del Mar HERSHENSON | Analog circuit design via geometric programming | |
| Iskander et al. | Automatic DC operating point computation and design plan generation for analog IPs | |
| Jongsma et al. | An open design tool for analog circuits | |
| Guerra et al. | Approximate symbolic analysis of hierarchically decomposed analog circuits | |
| Ghani et al. | Fast vectorless power grid verification under an RLC model | |
| Gielen et al. | Simulation and modeling for analog and mixed-signal integrated circuits | |
| Zhang | Uncertainty quantification for integrated circuits and microelectrornechanical systems | |
| Hagglund et al. | A design path for optimization-based analog circuit design | |
| Montanares et al. | IceMOS: Cryo-CMOS Python-Based Calibration Tool | |
| Cashero et al. | Fast evaluation of analog circuits using linear programming | |
| Lourenço | Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects | |
| Yang | Symbolic sensitivity analysis techniques and applications in analog circuit synthesis | |
| Barros et al. | State-of-the-art on analog design automation |