[go: up one dir, main page]

Antoš, 2003 - Google Patents

Associative Memories for IP Packet Routing

Antoš, 2003

View PDF
Document ID
6254092273702048171
Author
Antoš D
Publication year

External Links

Snippet

LibeRouter, the IPv6 router project, is a part of the CESNET strategic project Implementation of IPv6 in the CESNET2 network and is the main project of CESNET for entering the 6NET1. IPv6 is a new Internet protocol that tries to solve problems with IPv4, that is the major …
Continue reading at is.muni.cz (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/42—Syntactic analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup or address filtering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
    • H04L29/02—Communication control; Communication processing contains provisionally no documents
    • H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/12—Protocol engines, e.g. VLSIs or transputers

Similar Documents

Publication Publication Date Title
Mehlhorn et al. Randomized and deterministic simulations of PRAMs by parallel machines with restricted granularity of parallel memories
EP1960913B1 (en) Method and device for high performance regular expression pattern matching
Brodie et al. A scalable architecture for high-throughput regular-expression pattern matching
Cheung et al. Optimal routing table design for IP address lookups under memory constraints
US9900409B2 (en) Classification engine for data packet classification
Najam-ul-Islam et al. Auto implementation of parallel hardware architecture for Aho-Corasick algorithm
Fadishei et al. A novel reconfigurable hardware architecture for IP address lookup
Antoš Associative Memories for IP Packet Routing
Soucková FPGA-based line-rate packet forwarding for the SCION future Internet architecture
Taylor Models, algorithms, and architectures for scalable packet classification
Palis et al. Packet routing and pram emulation on star graphs and leveled networks
Lukács et al. Performance guarantees for P4 through cost analysis
Prakash et al. A high-performance architecture and BDD-based synthesis methodology for packet classification
Rajasekaran et al. Randomized parallel computation
Pnevmatikou et al. Fast packet classification using risc-v and hypersplit acceleration on fpga
Salopek et al. Surgical DDoS filtering with fast LPM
Nottingham GPF: A framework for general packet classification on GPU co-processors
Ahmed et al. Hardware accelerators targeting a novel group based packet classification algorithm
Zec Improving performance in software internet routers through compact lookup structures and efficient datapaths
Antoš Hardware-constrained Packet Classification
Antoš et al. Hardware router’s lookup machine and its formal verification
Memik et al. A flexible accelerator for layer 7 networking applications
Chen Designing Compact Data Structures for Network Measurement and Control
Cheung et al. Dynamic memory model based framework for optimization of ip address lookup algorithms
Blackwell Applications of randomness in system performance measurement