[go: up one dir, main page]

Kumar et al., 2015 - Google Patents

Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU

Kumar et al., 2015

Document ID
6228626856397496906
Author
Kumar S
Chellappa S
Clark L
Publication year
Publication venue
2015 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

Hardening the flip-flops and latches is the most straightforward way to improve the soft-error robustness of sequential logic circuits. This paper presents novel pulse-clocked latch based flip-flops that mitigate not just single event upsets (SEUs) but also single event transients …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
US6127864A (en) Temporally redundant latch for preventing single event disruptions in sequential integrated circuits
Kumar et al. Temporal pulse-clocked multi-bit flip-flop mitigating SET and SEU
Fazeli et al. Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies [Note 1]
US8975913B2 (en) Method and circuit structure for suppressing single event transients or glitches in digital electronic circuits
Schrape et al. Design and evaluation of radiation-hardened standard cell flip-flops
Petrovic et al. Design flow for radhard TMR Flip-Flops
Jagannathan et al. Single-event tolerant flip-flop design in 40-nm bulk CMOS technology
Shuler et al. The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35$\mu $ m
Kumar et al. A triple-node upset self-healing latch for high speed and robust operation in radiation-prone harsh-environment
Zhao et al. SEU and SET of 65 bulk CMOS flip-flops and their implications for RHBD
Savaria et al. Soft-error filtering: A solution to the reliability problem of future VLSI digital circuits
Blum et al. Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems
Jahinuzzaman et al. TSPC-DICE: A single phase clock high performance SEU hardened flip-flop
Jaya et al. A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process
Chellappa et al. A 90-nm radiation hardened clock spine
Lin et al. A low-cost radiation hardened flip-flop
Elakkumanan et al. Time redundancy based scan flip-flop reuse to reduce SER of combinational logic
Rajaei et al. Single event upset immune latch circuit design using C-element
Andjelkovic et al. Set and seu hardened clock gating cell
Paparsenos et al. Radiation-hardened latch design with triple-node-upset recoverability
Clark et al. Methodical design approaches to radiation effects analysis and mitigation in flip-flop circuits
Yu et al. Design and verification of multiple SEU mitigated circuits on SRAM-based FPGA system
Hindman et al. Fully automated, testable design of fine-grained triple mode redundant logic
He et al. Comparison of heavy-ion induced SEU for D-and TMR-flip-flop designs in 65-nm bulk CMOS technology
Devarapalli et al. SEU-hardened dual data rate flip-flop using C-elements