[go: up one dir, main page]

Chen et al., 2009 - Google Patents

Design methodology and protection strategy for ESD-CDM robust digital system design in 90-nm and 130-nm technologies

Chen et al., 2009

Document ID
6121045597217767724
Author
Chen T
Ito C
Loh W
Wang W
Doddapaneni K
Mitra S
Dutton R
Publication year
Publication venue
IEEE transactions on electron devices

External Links

Snippet

A design methodology and protection strategy for ESD charged-device-model (CDM) robust digital systems is presented using a scalable postbreakdown transistor macromodel for 90- and 130-nm technologies. The macromodel was implemented in a design tool to aid reliable …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Similar Documents

Publication Publication Date Title
US6378109B1 (en) Method of simulation for gate oxide integrity check on an entire IC
US6665845B1 (en) System and method for topology based noise estimation of submicron integrated circuit designs
US6493850B2 (en) Integrated circuit design error detector for electrostatic discharge and latch-up applications
US7617467B2 (en) Electrostatic discharge device verification in an integrated circuit
US6449753B1 (en) Hierarchical coupling noise analysis for submicron integrated circuit designs
US6507935B1 (en) Method of analyzing crosstalk in a digital logic integrated circuit
US6536022B1 (en) Two pole coupling noise analysis model for submicron integrated circuit design verification
Sunter et al. Using mixed-signal defect simulation to close the loop between design and test
US7024646B2 (en) Electrostatic discharge simulation
Paliaroutis et al. A placement-aware soft error rate estimation of combinational circuits for multiple transient faults in CMOS technology
Leveugle et al. Laser-induced fault effects in security-dedicated circuits
Pompl et al. Practical aspects of reliability analysis for IC designs
Attarha et al. Test pattern generation for signal integrity faults on long interconnects
Nourani et al. Signal integrity: fault modeling and testing in high-speed SoCs
Lescot et al. Static low power verification at transistor level for SoC design
Chen et al. Design methodology and protection strategy for ESD-CDM robust digital system design in 90-nm and 130-nm technologies
Hao et al. On-Chip ESD Protection: Design Innovation
Hamad et al. Efficient and accurate analysis of single event transients propagation using smt-based techniques
Viera et al. Standard CAD tool-based method for simulation of laser-induced faults in large-scale circuits
Etherton et al. A new full-chip verification methodology to prevent CDM oxide failures
Li et al. Predictive full circuit ESD simulation and analysis using extended ESD compact models: Methodology and tool implementation
Khazhinsky et al. Electronic design automation (EDA) solutions for ESD-robust design and verification
Srinivasan et al. Physics to Tapeout: The Challenge of Scaling Reliability Verification
Wang et al. Layout resynthesis by applying design-for-manufacturability guidelines to avoid low-coverage areas of a cell-based design
Sun et al. Aging Impacts on SOC Timing in Advanced FinFET Technologies