Roberts et al., 2012 - Google Patents
Measurement of die stresses in microprocessor packaging due to thermal and power cyclingRoberts et al., 2012
View PDF- Document ID
- 60470080613080041
- Author
- Roberts J
- Motalab M
- Hussain S
- Suhling J
- Jaeger R
- Lall P
- Publication year
- Publication venue
- 2012 IEEE 62nd Electronic Components and Technology Conference
External Links
Snippet
The increasingly complex packaging used in modern workstations and servers transmits a complicated set of mechanical loads to the microprocessor. Increasing die size, high CTE ceramic substrates, lead free solder joints, and ever increasing power requirements have …
- 230000035882 stress 0 title abstract description 237
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N2203/00—Investigating strength properties of solid materials by application of mechanical stress
- G01N2203/02—Details not specific for a particular testing method
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Rahim et al. | Fundamentals of delamination initiation and growth in flip chip assemblies | |
| Suhling et al. | Silicon piezoresistive stress sensors and their application in electronic packaging | |
| Roberts et al. | Measurement of die stresses in microprocessor packaging due to thermal and power cycling | |
| Rahim et al. | Die stress characterization in flip chip on laminate assemblies | |
| Rahim et al. | Measurement of thermally induced die stresses in flip chip on laminate assemblies | |
| Zou et al. | Die surface stress variation during thermal cycling and thermal aging reliability tests | |
| Roberts et al. | Characterization of microprocessor chip stress distributions during component packaging and thermal cycling | |
| Suhling et al. | Measurement of backside flip chip die stresses using piezoresistive test die | |
| Rahim et al. | Continuous in-situ die stress measurements during thermal cycling accelerated life testing | |
| Roberts et al. | Characterization of compressive die stresses in CBGA microprocessor packaging due to component assembly and heat sink clamping | |
| Cherman et al. | Effects of packaging on mechanical stress in 3D-ICs | |
| Blanche et al. | Reliability of flip chip assemblies subjected to extreme low temperatures | |
| Roberts et al. | Squeezing the chip: The buildup of compressive stress in a microprocessor chip by packaging and heat sink clamping | |
| Roberts et al. | Characterization of die stresses in microprocessor packages subjected to thermal cycling | |
| Suhling et al. | Application of stress sensing test chips to area array packaging | |
| Roberts et al. | Measurement of Microprocessor Die Stress due to Thermal Cycling, Power Cycling, and Second Level Assembly | |
| Roberts et al. | Measurement of die stress distributions in flip chip CBGA packaging | |
| Rahim et al. | Characterization of die stresses in flip chip on laminate assemblies using (111) silicon stress test chips | |
| Roberts et al. | Die stress variation in area array components subjected to accelerated life testing | |
| Nguyen et al. | Characterization of moisture and thermally induced die stresses in flip chip on laminate assemblies | |
| Roberts et al. | Stress measurements in large area array flip chip microprocessor chips | |
| Roberts et al. | Characterization of Die Stress Distributions in Area Array Flip Chip Packaging | |
| Roberts et al. | Stresses in Area Array Assemblies Subjected to Thermal Cycling | |
| Roberts et al. | Characterization of Die Stresses in CBGA Packages due to Component Assembly and Heat Sink Clamping | |
| Roberts et al. | Characterization of Stress in High Performance Server Microprocessors |