Howes, 2025 - Google Patents
Lace Network Firmware: A Polarfire FPGA Network for Data Routing and Command Interfacing in Space ApplicationsHowes, 2025
View PDF- Document ID
- 5989409803428545696
- Author
- Howes K
- Publication year
External Links
Snippet
Modern small spacecraft rely on powerful yet efficient onboard compute devices to process data from sensors in real-time due to tight power and volume constraints. This work explores a new compute device system built from PolarFire Field-Programmable Gate Arrays …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/462—LAN interconnection over a bridge based backbone
- H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/08—Protocols for interworking or protocol conversion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/60—Hybrid or multiprotocol packet, ATM or frame switches
- H04L49/602—Multilayer or multiprotocol switching, e.g. IP switching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/18—Multi-protocol handler, e.g. single device capable of handling multiple protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/12—Protocol engines, e.g. VLSIs or transputers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Application specific switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
- H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—High level architectural aspects of 7-layer open systems interconnection [OSI] type protocol stacks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
- H04L29/02—Communication control; Communication processing contains provisionally no documents
- H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7464360B2 (en) | Common interface framework for developing field programmable device based applications independent of a target circuit board | |
| US7921323B2 (en) | Reconfigurable communications infrastructure for ASIC networks | |
| Sgroi et al. | Addressing the system-on-a-chip interconnect woes through communication-based design | |
| US8514889B2 (en) | Use of common data format to facilitate link width conversion in a router with flexible link widths | |
| WO2008063446A1 (en) | Methods and systems for relaying data packets | |
| US20030033374A1 (en) | Method and system for implementing a communications core on a single programmable device | |
| US8689244B2 (en) | Hardware communications infrastructure supporting location transparency and dynamic partial reconfiguration | |
| Nannipieri et al. | A serial high-speed satellite communication CODEC: Design and implementation of a SpaceFibre interface | |
| Marino et al. | Spaceart spacewire and spacefibre analyser real-time | |
| Howes | Lace Network Firmware: A Polarfire FPGA Network for Data Routing and Command Interfacing in Space Applications | |
| Sterpaio et al. | Design of a spacewire/spacefibre egse system based on pxi industry standard | |
| Parkes et al. | SpaceFibre network and routing switch | |
| Nannipieri et al. | Next-generation high-speed Satellite interconnect | |
| Balle et al. | Inter-kernel links for direct inter-FPGA communication | |
| Nannipieri et al. | Satellite high-speed on-board data handling: From a wizardlink equivalent transceiver to a full spacefibre interface | |
| Pertuz et al. | A flexible mixed-mesh FPGA cluster architecture for high speed computing | |
| Ammendola et al. | Hardware and Software Design of FPGA-based PCIe Gen3 interface for APEnet+ network interconnect system | |
| Rubattu et al. | A low-overhead AXI bridge on SpaceWire for multi-device spacecraft systems | |
| Muri et al. | Gateway command and data handling network implementation and validation | |
| Tahir | Flexible communication primitives for diverse deployment scenarios of hardware operating systems for FPGAs | |
| Irick | Enhancing GNU Radio for hardware accelerated radio design | |
| Nejad et al. | An FPGA bridge preserving traffic quality of service for on-chip network-based systems | |
| Iyer | Designing a Partially Reconfigurable FPGA NIC | |
| Sun | High-performance computing architecture for the smart grid | |
| Niemann et al. | An evaluation of the scalable giganetic architecture for access networks |