[go: up one dir, main page]

Lyu et al., 2017 - Google Patents

An efficient Bayesian optimization approach for automated optimization of analog circuits

Lyu et al., 2017

Document ID
5969450130642581427
Author
Lyu W
Xue P
Yang F
Yan C
Hong Z
Zeng X
Zhou D
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

The computation-intensive circuit simulation makes the analog circuit sizing challenging for large-scale/complicated analog/RF circuits. A Bayesian optimization approach has been proposed recently for the optimization problems involving the evaluations of black-box …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G06F17/30587—Details of specialised database models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computer systems utilising knowledge based models
    • G06N5/02—Knowledge representation
    • G06N5/022—Knowledge engineering, knowledge acquisition
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/12—Computer systems based on biological models using genetic models
    • G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q10/00—Administration; Management
    • G06Q10/04—Forecasting or optimisation, e.g. linear programming, "travelling salesman problem" or "cutting stock problem"
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N7/00—Computer systems based on specific mathematical models
    • G06N7/005—Probabilistic networks

Similar Documents

Publication Publication Date Title
Lyu et al. An efficient Bayesian optimization approach for automated optimization of analog circuits
Fayazi et al. Applications of artificial intelligence on the modeling and optimization for analog and mixed-signal circuits: A review
Budak et al. An efficient analog circuit sizing method based on machine learning assisted global optimization
Zhang et al. An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble
Lyu et al. Multi-objective bayesian optimization for analog/rf circuit synthesis
Zhou et al. An analog circuit design and optimization system with rule-guided genetic algorithm
Liu et al. Parasitic-aware analog circuit sizing with graph neural networks and Bayesian optimization
Yin et al. Fast surrogate-assisted constrained multiobjective optimization for analog circuit sizing via self-adaptive incremental learning
Liu et al. Transfer learning with Bayesian optimization-aided sampling for efficient AMS circuit modeling
Martens et al. Classification of analog synthesis tools based on their architecture selection mechanisms
Chen et al. High-Dimensional Bayesian Optimization for Analog Integrated Circuit Sizing Based on Dropout and g m/I D Methodology
de Lima Moreto et al. Gaussian fitness functions for optimizing analog CMOS integrated circuits
Huang et al. Bayesian optimization approach for RF circuit synthesis via multitask neural network enhanced gaussian process
Aminzadeh Systematic circuit design and analysis using generalised gm/ID functions of MOS devices
Shahane et al. Graph of circuits with GNN for exploring the optimal design space
Budak et al. CAD for Analog/Mixed‐Signal Integrated Circuits
Bouali et al. Multi-objective optimization of CMOS low noise amplifier through nature-inspired swarm intelligence
Budak et al. Machine learning for analog circuit sizing
Budak et al. Practical layout-aware analog/mixed-signal design automation with Bayesian neural networks
Bao et al. Multiagent based reinforcement learning (MA-RL): An automated designer for complex analog circuits
Zadeh et al. Generative ai for analog integrated circuit design: Methodologies and applications
Huang et al. An analog circuit building block generator via nested multi-fidelity modeling
Li et al. An Open-Source AMS Circuit Optimization Framework Based on Reinforcement Learning-From Specifications to Layouts
Xing et al. KATO: Knowledge alignment and transfer for transistor sizing of different design and technology
Tang et al. Automatic Optimal Design Method for Circuit Sizing Based on CNN Surrogate Model Assisted Differential Evolution Algorithm