[go: up one dir, main page]

Stecklina et al., 2014 - Google Patents

A tiny scale VLIW processor for real-time constrained embedded control tasks

Stecklina et al., 2014

View PDF
Document ID
5917096401691670236
Author
Stecklina O
Methfessel M
Publication year
Publication venue
2014 17th Euromicro Conference on Digital System Design

External Links

Snippet

In this paper we present the architectural design of the tiny scale very long instruction word (VLIW) soft-core processor TinyVLIW8. The processor is designed to achieve a minimal instruction execution time and design size. Although, the instruction repertoire is not large, it …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
    • G06F9/381—Loop buffering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements

Similar Documents

Publication Publication Date Title
US8612726B2 (en) Multi-cycle programmable processor with FSM implemented controller selectively altering functional units datapaths based on instruction type
US7676647B2 (en) System and method of processing data using scalar/vector instructions
US7529958B2 (en) Programmable power transition counter
US20110107357A1 (en) TCP/IP Stack-Based Operating System
Schoeberl Leros: A tiny microcontroller for FPGAs
WO2007056675A3 (en) Arithmethic logic and shifting device for use in a processor
Zang et al. Reconfigurable RISC-V secure processor and SoC integration
Hida et al. A high performance and energy efficient microprocessor with a novel restricted dynamically reconfigurable accelerator
Anjam et al. Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor
Gray Designing a simple fpga-optimized risc cpu and system-on-a-chip
Bhosle et al. FPGA Implementation of low power pipelined 32-bit RISC Processor
Stecklina et al. A tiny scale VLIW processor for real-time constrained embedded control tasks
Arnold et al. Instruction set architecture extensions for a dynamic task scheduling unit
Sarmiento et al. Systems on a chip with 8 and 32 bits processors in 0.18-μm technology for IoT applications
Rouf et al. Implementation of area and power optimised ARM cortex-M cores on FPGA
Hinkelmann et al. A domain-specific dynamically reconfigurable hardware platform for wireless sensor networks
Brandstätter et al. A novel MPSoC interface and control architecture for multistandard RF transceivers
Sievers et al. The CoreVA-MPSoC: A multiprocessor platform for software-defined radio
Soliman Design, implementation, and evaluation of a low-complexity vector-core for executing scalar/vector instructions
Hinkelmann et al. Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes
Elkateeb Soft-core processor design for sensor networks nodes
ATE371213T1 (en) PROCESSOR WITH INTERNAL MEMORY CONFIGURATION AND ARRANGEMENT WITH THIS PROCESSOR
Hirao et al. A restricted dynamically reconfigurable architecture for low power processors
Mayannavar et al. Design of modular processor framework
Kiat The design of an fpga-based processor with reconfigurable processor execution structure for Internet of Things (IoT) applications