[go: up one dir, main page]

Labbé et al., 1998 - Google Patents

Emulation on a versatile architecture for discrete time queuing network: Application to high speed network

Labbé et al., 1998

View PDF
Document ID
5900932669220389449
Author
Labbé C
Olive V
Vincent J
Publication year
Publication venue
architecture

External Links

Snippet

More and more High Speed Networks are intended to provide a variety of different teleservices on a single” universal” network. Moreover, such services can have widely differing Quality of Service (QoS) requirements. At the packet (cell) level, this means …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H04L41/14—Arrangements for maintenance or administration or management of packet switching networks involving network analysis or design, e.g. simulation, network model or planning
    • H04L41/145—Arrangements for maintenance or administration or management of packet switching networks involving network analysis or design, e.g. simulation, network model or planning involving simulating, designing, planning or modelling of a network

Similar Documents

Publication Publication Date Title
Palermo et al. PIRATE: A framework for power/performance exploration of network-on-chip architectures
WO2001093477A1 (en) Communication system and method for different quality of service guarantees for different data flows
CN106250614B (en) Data processing method suitable for FPGA platform electro-magnetic transient real-time simulation
Smith et al. The First Generation
Sharma et al. Approximate models for the study of nonstationary queues and their applications to communication networks
CN109450705A (en) A kind of network-on-chip verification method and system towards mapping based on FPGA
Wassal et al. Low-power system-level design of VLSI packet switching fabrics
Hatamian et al. An 85-MHz fourth-order programmable IIR digital filter chip
Kogel et al. Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs
Rane et al. Network on Chip (NoC) Mesh Topology FPGA Verification: Real Time Operating System Emulation Framework
Labbé et al. Emulation on a versatile architecture for discrete time queuing network: Application to high speed network
Yamada et al. High-speed emulation of communication circuits on a multiple-FPGA system
Konstantinidou The selective extra stage butterfly
Spillane et al. Temporal partitioning for partially-reconfigurable-field-programmable gate
Labbé et al. Performance evaluation of high speed network protocols by emulation on a versatile architecture
ed eric Reblewski et al. Performance Evaluation of High Speed Network Protocols by Emulation on a Versatile Architecture
Aydi et al. Design and performance evaluation of a reconfigurable delta MIN for MPSOC
Wu et al. Scilab-a simulation environment for the scalable coherent interface
Tutsch et al. CINSim-a component-based interconnection network simulator for modeling dynamic reconfiguration
Bartic et al. Network-on-chip for reconfigurable systems: From high-level design down to implementation
Labbé et al. A reconfigurable hardware tool for high speed network simulation
VINCENT C. LABBÉ F. REBLEWSKI
Battisti et al. Early power estimation of FPGA-based digital transparent processors for 5G-satcom
Nejad et al. Mapping kpn models of streaming applications on a network-on-chip platform
Filippi et al. The virtual chip set: a parametric IP library for system-on-a-chip design