[go: up one dir, main page]

Baines et al., 2003 - Google Patents

The picoArray and reconfigurable baseband processing for wireless basestations

Baines et al., 2003

Document ID
5711869068785289143
Author
Baines R
Pulley D
Publication year
Publication venue
IEE Colloquium on DSP enabled Radio

External Links

Snippet

There is much discussion on devices for signal processing based on novel architectures. picoChip have recently sampled just such a platform, together with complete toolchain and systems library. This product is based on a massively parallel array of heterogonous …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits

Similar Documents

Publication Publication Date Title
Lahiri et al. Efficient exploration of the SoC communication architecture design space
Baines et al. A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers
WO2001055917A1 (en) Improved apparatus and method for multi-threaded signal processing
Baines et al. The picoArray and reconfigurable baseband processing for wireless basestations
US11797074B2 (en) Multi-mode integrated circuits with balanced energy consumption
Arslan et al. Low power design for DSP: methodologies and techniques
Pulley et al. Software defined baseband processing for 3G base stations
Michalski et al. High-throughput reconfigurable computing: design and implementation of an IDEA encryption cryptosystem on the SRC-6E reconfigurable computer
Ahuja et al. Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Alkamil Dynamic Reconfigurable Architectures to Improve Performance and Scalability of Cryptosystems on Embedded Systems
Schuster et al. Design of a low power pre-synchronization ASIP for multimode SDR terminals
Ueda et al. Architecture-level performance estimation method based on system-level profiling
Shekhar et al. Application Specific Instruction set Processors: redefining hardware-software boundary
Jozwiak et al. Hardware synthesis for reconfigurable heterogeneous pipelined accelerators
Daigneault et al. Fast description and synthesis of control-dominant circuits
Sutisna et al. Unified HW/SW framework for efficient system level simulation
Tarumi et al. A design method for a low power digital FIR filter in digital wireless communication systems
Baines The picoArray: A Reconfigurable
Lavagno et al. Specification, modeling and design tools for system-on-chip
Cavallaro et al. Asip architecture for future wireless systems: Flexibility and customization
Sehgal et al. Multi parametric optimized architectural synthesis of an application specific processor
Baines The picoArray: A Reconfigurable SDR Processor for Basestations
Konstantinou et al. Low-power dual-edge-triggered synchronous latency-insensitive systems
Bansal PRESENT crypto-core as closely-coupled coprocessor for efficient embedded socs
Bormann GALS test chip on 130nm process