[go: up one dir, main page]

Papadopoulou, 2007 - Google Patents

Higher order Voronoi diagrams of segments for VLSI critical area extraction

Papadopoulou, 2007

View PDF
Document ID
566537444632745497
Author
Papadopoulou E
Publication year
Publication venue
International Symposium on Algorithms and Computation

External Links

Snippet

We address the problem of computing critical area for opens in a circuit layout in the presence of multilayer loops and redundant interconnects. The extraction of critical area is a fundamental problem in VLSI yield prediction. We first model the problem as a graph …
Continue reading at ndl.ethernet.edu.et (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5086—Mechanical design, e.g. parametric or variational design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis

Similar Documents

Publication Publication Date Title
de Gyvez et al. IC defect sensitivity for footprint-type spot defects
US9147032B2 (en) Machine-learning based datapath extraction
US7937678B2 (en) System and method for integrated circuit planar netlist interpretation
US6066179A (en) Property estimation of an integrated circuit
Koren et al. Defect tolerance in VLSI circuits: techniques and yield analysis
US7418693B1 (en) System and method for analysis and transformation of layouts using situations
Rommes et al. Efficient methods for large resistor networks
US8356267B2 (en) Statistical method for hierarchically routing layout utilizing flat route information
US20100185994A1 (en) Topological Pattern Matching
Werner et al. Reverse engineering of cryptographic cores by structural interpretation through graph analysis
TWI683228B (en) System for developing an electronic architectural design for an electronic device, method for developing a plurality of standard cell libraries and system for fabricating an electronic device onto a semiconductor substrate
US20030196180A1 (en) Method to simplify and speed up design rule/electrical rule checks
Papadopoulou Critical area computation for missing material defects in VLSI circuits
US7661080B2 (en) Method and apparatus for net-aware critical area extraction
Papadopoulou Net-aware critical area extraction for opens in VLSI circuits via higher-order Voronoi diagrams
Papadopoulou The Hausdorff Voronoi diagram of point clusters in the plane
US7908575B2 (en) Enhanced verification through binary decision diagram-based target decomposition using state analysis extraction
US10796045B2 (en) Efficient bi-directional property-based path tracing
US20080104559A1 (en) Method and System for Enhanced Verification Through Structural Target Decomposition
US20090125852A1 (en) Method and apparatus for net-aware critical area extraction
Khare et al. From contamination to defects, faults and yield loss: simulation and applications
Lin et al. An efficient algorithm for spare allocation problems
Papadopoulou Higher order Voronoi diagrams of segments for VLSI critical area extraction
Chen et al. Physical‐aware systematic multiple defect diagnosis
US20140026110A1 (en) Generating and selecting bit-stack candidates from a graph using dynamic programming