[go: up one dir, main page]

Gangasani et al., 2014 - Google Patents

A 32 Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32 nm SOI CMOS technology

Gangasani et al., 2014

Document ID
5591885508136644244
Author
Gangasani G
Hsu C
Bulzacchelli J
Beukema T
Kelly W
Xu H
Freitas D
Prati A
Gardellini D
Reutemann R
Cervelli G
Hertle J
Baecher M
Garlett J
Francese P
Ewen J
Hanson D
Storaska D
Meghelli M
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper describes key design features of a 32 Gb/s 4-tap FFE/15-tap DFE transceiver in 32 nm SOI CMOS which mitigate major sources of degradation in transceiver performance. The transceiver employs a passive feed-forward restore (FFR) scheme in an on-chip AC …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission

Similar Documents

Publication Publication Date Title
Gangasani et al. A 32 Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32 nm SOI CMOS technology
Balan et al. A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization
Poulton et al. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS
Kim et al. A 224-Gb/s DAC-based PAM-4 quarter-rate transmitter with 8-tap FFE in 10-nm FinFET
Beukema et al. A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization
Lee et al. Low-power area-efficient high-speed I/O circuit techniques
Wong et al. A 27-mW 3.6-gb/s I/O transceiver
Zhang et al. A 28 Gb/s multistandard serial link transceiver for backplane applications in 28 nm CMOS
Poulton et al. A 0.54 pJ/b 20 Gb/s ground-referenced single-ended short-reach serial link in 28 nm CMOS for advanced packaging applications
Bulzacchelli et al. A 28-Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32-nm SOI CMOS technology
Kimura et al. A 28 Gb/s 560 mW multi-standard SerDes with single-stage analog front-end and 14-tap decision feedback equalizer in 28 nm CMOS
Musah et al. A 4–32 Gb/s bidirectional link with 3-tap FFE/6-tap DFE and collaborative CDR in 22 nm CMOS
Kaviani et al. A tri-modal 20-Gbps/link differential/DDR3/GDDR5 memory interface
Toifl et al. A 2.6 mW/Gbps 12.5 Gbps RX with 8-tap switched-capacitor DFE in 32 nm CMOS
Lee et al. A 16 Gb/s/link, 64 GB/s bidirectional asymmetric memory interface
Loke et al. A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking
Rodoni et al. A 5.75 to 44 Gb/s quarter rate CDR with data rate selection in 90 nm bulk CMOS
Fluhr et al. The 12-core power8™ processor with 7.6 tb/s io bandwidth, integrated voltage regulation, and resonant clocking
Singh et al. A 780 mW 4$\times $28 Gb/s Transceiver for 100 GbE Gearbox PHY in 40 nm CMOS
Chan et al. A 32.75-Gb/s voltage-mode transmitter with three-tap FFE in 16-nm CMOS
Ibrahim et al. Low-power CMOS equalizer design for 20-Gb/s systems
Lu et al. Design techniques for a 66 Gb/s 46 mW 3-tap decision feedback equalizer in 65 nm CMOS
Kocaman et al. A 3.8 mW/Gbps quad-channel 8.5–13 Gbps serial link with a 5 tap DFE and a 4 tap transmit FFE in 28 nm CMOS
Dickson et al. A 1.8 pJ/bit $16\times 16\;\text {Gb/s} $ Source-synchronous parallel interface in 32 nm SOI CMOS with receiver redundancy for link recalibration
Poon et al. A 1.24-pJ/b 112-Gb/s (870 Gb/s/mm) transceiver for in-package links in 7-nm FinFET