[go: up one dir, main page]

Sun et al., 1995 - Google Patents

The concatenation and partitioning of linear finite state machines

Sun et al., 1995

View PDF
Document ID
5252563247362315297
Author
Sun X
KONTOPIDIJ E
SERRAJ M
Muzio J
Publication year
Publication venue
International journal of electronics

External Links

Snippet

The behaviour of linear finite state machines when partitioned into a number of smaller machines or concatenated into longer ones is discussed. Linear feedback shift registers (LFSRs) and linear cellular automata registers (LCARs) used in built-in self-test …
Continue reading at webhome.cs.uvic.ca (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators

Similar Documents

Publication Publication Date Title
Hortensius et al. Cellular automata-based pseudorandom number generators for built-in self-test
Chowdhury et al. A class of two-dimensional cellular automata and their applications in random pattern testing
Bardell Analysis of cellular automata used as pseudorandom pattern generators
Cerda et al. An efficient FPGA random number generator using LFSRs and cellular automata
Cho et al. Computing phase shifts of maximum-length 90/150 cellular automata sequences
Das et al. On characterization of cellular automata with matrix algebra
Aboulhamid et al. A class of test generators for built-in testing
Sun et al. The concatenation and partitioning of linear finite state machines
Voon et al. BIST linear generator based on complemented outputs
Garbolino et al. A new LFSR with D and T flip-flops as an effective test pattern generator for VLSI circuits
Mrugalski et al. High performance dense ring generators
Madhulatha et al. Reconfigurable and Parameterizable Pseudorandom Pattern Generators for Built-in Self Test
Upadhyaya et al. A new approach to the design of built-in self-testing plas for high fault coverage
Chakrabarty et al. Balanced boolean functions
Rajski et al. Hybrid ring generators for in-system test applications
Li et al. Tree-structured linear cellular automata and their applications as PRPGs
Somanathan et al. A Proposal for Programmable Pattern Generator and its FPGA implementation
Fotopoulos et al. A Reduced overhead Accumulator-based BIST scheme for Two-pattern generation
Nandi et al. Additive Cellular Automata as an on-chip test pattern generator
Li et al. Exploiting BIST approach for two-pattern testing
Miller et al. Cellular automata techniques for compaction based BIST
Khan On two dimensional cellular automata and its VLSI applications
SAM Designing and Implementing a power Efficient BIST in a BCD Multiplier
Alawey A Mixture between Rule 90 and Rule 150 Cellular Automata as a Test Pattern Generator
Gala et al. Built-in self test for C-testable ILA's