[go: up one dir, main page]

Singh et al., 2002 - Google Patents

On optimizing VLSI testing for product quality using die-yield prediction

Singh et al., 2002

Document ID
5177953611357307862
Author
Singh A
Krishna C
Publication year
Publication venue
IEEE transactions on computer-aided design of integrated circuits and systems

External Links

Snippet

An adaptive testing procedure that uses spatial defect clustering information and the available test results for neighboring dies to optimize test costs for VLSI testing is proposed. For the same average test costs, the approach shows the potential for better than a factor-of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2894—Aspects of quality control [QC]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis

Similar Documents

Publication Publication Date Title
US6553329B2 (en) System for mapping logical functional test data of logical integrated circuits to physical representation using pruned diagnostic list
US6324481B1 (en) Method for the calculation of wafer probe yield limits from in-line defect monitor data
US5475695A (en) Automatic failure analysis system
US8826209B2 (en) Automated inline defect characterization
KR100527911B1 (en) IC test software system for mapping logical functional test data of logic integrated circuits to physical representation
Su et al. Transient power supply current monitoring—A new test method for CMOS VLSI circuits
US6473665B2 (en) Defect analysis method and process control method
US8606536B2 (en) Methods and apparatus for hybrid outlier detection
US9430606B2 (en) Failure analysis and inline defect characterization
Singh et al. On optimizing VLSI testing for product quality using die-yield prediction
US20040083407A1 (en) Method and system for analyzing bitmap test data
US7904279B2 (en) Methods and apparatus for data analysis
JP2009516832A (en) Method and system for using design data in combination with inspection data
Hora et al. An effective diagnosis method to support yield improvement
Blanton et al. Yield learning through physically aware diagnosis of IC-failure populations
US20100004775A1 (en) Method and system for defect detection in manufacturing integrated circuits
Segal et al. Using electrical bitmap results from embedded memory to enhance yield
Maly et al. Deformations of IC structure in test and yield learning
Barnett et al. Extending integrated-circuit yield-models to estimate early-life reliability
Hessinger et al. Data mining for significance in yield-defect correlation analysis
US6618830B1 (en) System and method for pruning a bridging diagnostic list
Appello et al. Understanding yield losses in logic circuits
US7415378B2 (en) Methods for analyzing critical defects in analog integrated circuits
US7035770B2 (en) Fuzzy reasoning model for semiconductor process fault detection using wafer acceptance test data
Barnett et al. Yield-reliability modeling: experimental verification and application to burn-in reduction