[go: up one dir, main page]

Markovskiy et al., 2002 - Google Patents

Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine

Markovskiy et al., 2002

View PDF
Document ID
5092582059202842158
Author
Markovskiy Y
Caspi E
Huang R
Yeh J
Chu M
Wawrzynek J
DeHon A
Publication year
Publication venue
Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays

External Links

Snippet

The SCORE compute model uses fixed-size, virtual compute and memory pages connected by stream links to capture the definition of a computation abstracted from the detailed size of the physical hardware. When the number of physical compute pages is smaller than the …
Continue reading at brass.cs.berkeley.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/885—Monitoring specific for caches

Similar Documents

Publication Publication Date Title
Markovskiy et al. Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine
Bhattacharyya et al. Software synthesis from dataflow graphs
Gheorghita et al. System-scenario-based design of dynamic embedded systems
Fu et al. An execution environment for reconfigurable computing
Noguera et al. Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling
JP2013524386A (en) Runspace method, system and apparatus
WO2013184380A2 (en) Systems and methods for efficient scheduling of concurrent applications in multithreaded processors
De Bosschere et al. High-performance embedded architecture and compilation roadmap
Chen et al. An elastic task scheduling scheme on coarse-grained reconfigurable architectures
Quan et al. A hierarchical run-time adaptive resource allocation framework for large-scale MPSoC systems
Hatanaka et al. A modulo scheduling algorithm for a coarse-grain reconfigurable array template
Saleem et al. A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based Platforms
Chen et al. Reducing NoC energy consumption through compiler-directed channel voltage scaling
Gheorghita et al. Intra-task scenario-aware voltage scheduling
Zhu et al. Energy efficient streaming applications with guaranteed throughput on mpsocs
Schmitz Energy minimisation techniques for distributed embedded systems
Chu et al. Compiler-directed data partitioning for muiticluster processors
Damschen et al. WCET guarantees for opportunistic runtime reconfiguration
Dziurzanski et al. Multi-criteria resource allocation in modal hard real-time systems
Markovskiy Quasi-Static Scheduling for SCORE
Varisteas Effective cooperative scheduling of task-parallel applications on multiprogrammed parallel architectures
Kandemir et al. Compiler-driven energy efficiency
Tan et al. Just-in-time locality and percolation for optimizing irregular applications on a manycore architecture
Muthukaruppan et al. Energy-aware synthesis of application specific mpsocs
Wei et al. Compilation system