[go: up one dir, main page]

Zhao et al., 2020 - Google Patents

Silicon neuron transistor based on CMOS negative differential resistance (NDR)

Zhao et al., 2020

View PDF
Document ID
5055378865832329249
Author
Zhao F
Jia C
Guo W
Xie S
Chen Y
Tee C
Huo D
Chang Y
Jiang H
Publication year
Publication venue
IEICE Electronics Express

External Links

Snippet

Computer-science-oriented and neuroscience-oriented are two general approaches to developing Artificial General Intelligence (AGI). In this study, a silicon neuron transistor is developed using the neuroscience approach for AGI applications. Neuronal behavior …
Continue reading at www.jstage.jst.go.jp (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/62—Methods or arrangements for recognition using electronic means
    • G06K9/6267—Classification techniques
    • G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches

Similar Documents

Publication Publication Date Title
Khalid Review on various memristor models, characteristics, potential applications, and future works
Fan et al. STT-SNN: A spin-transfer-torque based soft-limiting non-linear neuron for low-power artificial neural networks
Fan et al. Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing
US5028810A (en) Four quadrant synapse cell employing single column summing line
Goser et al. Aspects of systems and circuits for nanoelectronics
Pan et al. A proposal for energy-efficient cellular neural network based on spintronic devices
US10741611B1 (en) Resistive processing units with complementary metal-oxide-semiconductor non-volatile analog memory
US10381074B1 (en) Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors
Agrawal et al. Mimicking leaky-integrate-fire spiking neuron using automotion of domain walls for energy-efficient brain-inspired computing
Kim et al. Input-modulating adaptive neuron circuit employing asymmetric floating-gate MOSFET with two independent control gates
Hsu et al. Competitive learning with floating-gate circuits
Barve et al. NeuroSOFM: A neuromorphic self-organizing feature map heterogeneously integrating RRAM and FeFET
Gupta et al. On-chip unsupervised learning using STDP in a spiking neural network
Shimabukuro et al. Circuitry for artificial neural networks with non-volatile analog memories
van Roermund et al. Design philosophy for nanoelectronic systems, from sets to neural nets
Zhao et al. Silicon neuron transistor based on CMOS negative differential resistance (NDR)
Yu et al. A real-time center-of-mass tracker circuit implemented by neuron MOS technology
Camargo da Costa et al. Considerations about nanoelectronic GSI processors
Abdelkrim Modeling and simulation of single-electron transistor (SET) with aluminum island using neural network
TW200300901A (en) Synapse element with learning function and semiconductor integrated circuit device including the synapse element
Gnawali et al. Low power artificial neural network architecture
Likharev Neuromorphic CMOL circuits
Sehgal et al. On-Chip Learning of Neural Network Using Spin-Based Activation Function Nodes
Kim et al. A programmable analog CMOS synapse for neural networks
Karmakar Design of ternary logic inverter using quantum dot gate nonvolatile memory (QDNVM)