[go: up one dir, main page]

WO2007081092A1 - Del à couche d'ito et son procédé de fabrication - Google Patents

Del à couche d'ito et son procédé de fabrication Download PDF

Info

Publication number
WO2007081092A1
WO2007081092A1 PCT/KR2006/005352 KR2006005352W WO2007081092A1 WO 2007081092 A1 WO2007081092 A1 WO 2007081092A1 KR 2006005352 W KR2006005352 W KR 2006005352W WO 2007081092 A1 WO2007081092 A1 WO 2007081092A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
light emitting
contact
type semiconductor
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/KR2006/005352
Other languages
French (fr)
Inventor
Dae Won Kim
Yeo Jin Yoon
Duck Hwan Oh
Jong Hwan Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seoul Viosys Co Ltd
Original Assignee
Seoul Optodevice Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38256475&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2007081092(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from KR1020060002421A external-priority patent/KR100721515B1/en
Priority claimed from KR1020060023612A external-priority patent/KR100758542B1/en
Application filed by Seoul Optodevice Co Ltd filed Critical Seoul Optodevice Co Ltd
Priority to DE112006002927T priority Critical patent/DE112006002927B4/en
Priority to US12/088,902 priority patent/US7998761B2/en
Priority to JP2008549410A priority patent/JP4861437B2/en
Publication of WO2007081092A1 publication Critical patent/WO2007081092A1/en
Anticipated expiration legal-status Critical
Priority to US12/605,146 priority patent/US7700960B2/en
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/83—Electrodes
    • H10H20/832—Electrodes characterised by their material
    • H10H20/833—Transparent materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00—Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components

Definitions

  • the present invention relates to a light emitting diode with a transparent ITO layer as an electrode layer and a method of fabricating the light emitting diode, and more particularly, to a light emitting diode with enhanced luminance and light emitting performance due to increase in efficiency of current diffusion into an ITO layer, and a method of fabricating the light emitting diode.
  • a light emitting diode is a photoelectric conversion device having a structure in which an N-type semiconductor and a P-type semiconductor are joined together, and emits light through recombination of electrons and holes.
  • a GaN based light emitting diode has been known as such a light emitting diode.
  • a GaN based light emitting diode comprises light emitting cells each having an N-type semiconductor layer, an active layer (or a light emitting layer) and a P-type semiconductor layer which are made of GaN based materials and sequentially formed on a substrate made of sapphire, silicon or the like.
  • a light emitting cell is configured in such a manner that an etching process is performed from a P-type semiconductor layer to an N-type semiconductor layer to allow a portion of the N-type semiconductor layer to be exposed to the outside, and electrode structures or electrical contact structures for current application are formed on top surfaces of the P-type semiconductor layer and the N-type semiconductor layer exposed to the outside.
  • Oxide layer with a tunnel structure applied thereto for forming an ohmic contact is used as a transparent electrode layer on a P-type semiconductor layer instead of a Ni/ Au layer.
  • the ITO layer has an excellent transmittance of 90% or more for visible light.
  • a further improvement has been required in that the ITO layer has a low electrical property as compared with the existing Ni/ Au layer.
  • many studies for enhancing a current property between an ITO layer and a contact connection portion such as a contact pad or an end of a wiring have been conducted in the art. Disclosure of Invention Technical Problem
  • the present invention proposes a light emitting diode in which an ITO layer with superior light transmittance is used as the transparent electrode layer but a current property considered as a problem in the ITO layer is enhanced.
  • an object of the present invention is to provide a light emitting diode with greatly enhanced luminance and light emitting performance due to the increase in efficiency of current diffusion into an ITO layer on a P-type semiconductor layer, and a method of fabricating the light emitting diode.
  • a method of fabricating a light emitting diode formed with at least one light emitting cell including an N-type semiconductor layer, an active layer and a P-type semiconductor layer on a substrate comprises the steps of (a) forming at least one light emitting cell with an ITO layer formed on a top surface of the P-type semiconductor layer; (b) forming a contact groove for wiring connection in the ITO layer through dry etching; and (c) filling the contact groove with a contact connection portion made of a conductive material for the wiring connection.
  • the step (b) comprises a dry etching process of etching a portion of the
  • ITO layer by causing inert gas to collide against the ITO layer, through the etching process, a surface of the P-type semiconductor layer being exposed to the outside and a current blocking layer being formed on the surface of the P-type semiconductor layer against which the inert gas collide.
  • the method of the present invention may further comprise the step of, prior to the step (c), exposing a portion of the N-type semiconductor layer as a contact region and then forming an N-type contact pad on the contact region.
  • the contact connection portion filled in the contact groove in step (c) may a P-type contact pad of which lower portion is brought into contact with an inner circumferential surface of the ITO layer inside of the contact groove and upper portion is brought into contact with a top surface of the ITO layer outside of the contact groove.
  • At least one light emitting cell may be a plurality of light emitting cells spaced apart from one another, and the step (a) may further comprise the step of exposing a portion of the N-type semiconductor layer of each of the light emitting cells as a contact region on which an N-type contact pad is formed.
  • the step (c) further comprises the step of forming a wiring made of a conductive material layer through a plating or vapor depositing method for electrical connection between the adjacent light emitting cells, and the contact connection portion is formed of a portion of the conductive material layer.
  • the step (b) comprises the steps of (b-1) forming a transparent insulation layer entirely covering the light emitting cell formed in step (a) on the substrate, and (b-2) patterning and etching the transparent insulation layer to expose a portion through which the wiring is connected, and simultaneously to form the contact groove of the ITO layer.
  • the step (c) comprises the steps of (cl) forming a conductive material layer through a plating or vapor depositing method to entirely cover the light emitting cell with the transparent insulation layer formed thereon and the substrate, and (c2) etching and removing a portion of the conductive material layer other than extending from the contact groove of the light emitting cell to the N-type contact pad of the adjacent light emitting cell while causing the other portion of the conductive material layer to function as the wiring.
  • a light emitting diode with an ITO layer comprising a substrate; at least one light emitting cell sequentially formed with an N-type semiconductor layer, an active layer and a P- type semiconductor layer on the substrate, and including an ITO layer formed on a top surface of the P-type semiconductor layer; a contact groove formed in the ITO layer for wiring connection; and a contact connection portion filled in the contact groove at one end of a wiring.
  • a contact connection portion i.e. an end of a wiring, or a P-type contact pad at an end of a wiring is brought into contact with an inner circumferential surface of a contact groove formed in an ITO layer
  • efficiency of current diffusion into an ITO layer on a P-type semiconductor layer can be enhanced without reducing a light emitting area of the ITO layer. Therefore, a light emitting diode with greatly improved luminance and light emitting performance can be implemented.
  • the P-type contact pad can simultaneously come into contact with a top surface of the ITO layer and the inner circumferential surface of the ITO layer. Consequently, a contact area between the ITO layer and the P-type contact pad is further increased such that the efficiency of current diffusion into the ITO layer can be enhanced.
  • a wiring may comprise a conductive material layer formed through a plating or vapor depositing process such that wiring disconnection and the like can be prevented.
  • the contact connection portion formed of a portion of the conductive material layer comes into contact with the inner circumferential surface of the contact groove of the ITO layer, the efficiency of current diffusion into the ITO layer can be enhanced.
  • a current blocking layer formed due to change in a current property of a portion of a P-type semiconductor layer during a dry etching process may be formed at a position where the P- type semiconductor layer is brought into contact with the contact connection portion. Therefore, the current blocking layer can completely block current from flowing directly into the P-type semiconductor layer to contribute in enhancing the efficiency of current diffusion into the ITO layer.
  • FIG. 1 is a sectional view showing a light emitting diode according to a first embodiment of the present invention.
  • FIGs. 2 to 9 are sectional views illustrating a method of fabricating the light emitting diode shown in Fig. 1.
  • Fig. 10 is a sectional view illustrating a light emitting diode according to a second embodiment of the present invention.
  • Figs. 11 to 16 are sectional views illustrating a method of fabricating the light emitting diode shown in Fig. 10.
  • FIGs. 17 and 18 are views showing real photographs of a contact groove formed through dry etching according to the embodiments of the present invention and a contact groove formed through wet etching as a comparative example, respectively. Best Mode for Carrying Out the Invention
  • Fig. 1 is a sectional view showing a light emitting diode according to a first embodiment of the present invention.
  • a light emitting diode 1 according to the first embodiment of the present invention is an AC light emitting diode operating under AC conditions.
  • a conventional AC light emitting diode operated by an AC power source has been disclosed in PCT Publication No. WO 2004/023568 Al entitled "Light-emitting device having light emitting element" by Sakai, et al.
  • the light emitting diode 1 comprises a substrate 100 serving as a base and a plurality of light emitting cells 200.
  • the substrate 100 may be an insulating or conductive substrate. Although a sapphire substrate is used in this embodiment, another substrate such as SiC may be utilized.
  • a buffer layer 120 for reducing lattice mismatch between lower layers of the light emitting cells 200 and the substrate 100 may be interposed between the substrate 100 and the light emitting cells 200.
  • the buffer layer 120 may be formed of a conductive material.
  • the buffer layers 120 corresponding to the respective light emitting cells 200 are spaced apart from one another to allow the light emitting cells 120 to be electrically isolated from one another.
  • the buffer layer 120 is formed of an insulating or semi-insulating material to electrically isolate the substrate 100 and the light emitting cells 200.
  • nitride such as AlN or GaN is frequently used as the buffer layer 120.
  • the plurality of light emitting cells 200 are formed on the substrate 100.
  • Each of the plurality of light emitting cells 200 has such a structure in which an N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially laminated.
  • the active layer 240 is restrictively formed on a certain region of the N-type semiconductor layer 220 through the aforementioned mesa formation, and the P-type semiconductor layer 260 is then formed on the active layer 240.
  • the active layer 240 is bonded on a certain region on a top surface of the N-type semiconductor layer 220, and the rest of the top surface of the layer is exposed to the outside by partially removing the P-type semiconductor layer 260 and the active layer 240 as described above.
  • electrode structures for applying a current to the light emitting diode 1 are respectively provided on the P-type and N-type semiconductor layers 260 and 220 of each of the light emitting cells 200. Particularly, careful consideration for light transmittance and electrical property should be made for the electrode structure on the P-type semiconductor layer 260.
  • An ITO layer 290 made of indium tin oxide in consideration of the aforementioned light transmittance and electrical property is formed as a transparent electrode layer on a top surface of the P- type semiconductor layer 260.
  • the term light emitting cell is defined as including the ITO layer 290 together with the N-type semiconductor layer 220, the active layer 240 and the P-type semiconductor layer 260.
  • the N-type semiconductor layer 220 may be formed of N-type Al In Ga N x y 1-x-y
  • the P-type semiconductor layer 260 may be formed of P-type Al In Ga N (0 ⁇ x, y, x+y ⁇ l) and include a P- x y 1-x-y type clad layer.
  • the N-type semiconductor layer 220 may be doped with Si and the P- type semiconductor layer 260 may be doped with Zn or Mg.
  • the active layer 240 is a region where electrons and holes are recombined.
  • the active layer comprises InGaN.
  • the wavelength of light emitted from a light emitting cell varies according to the kind of a material constituting the active layer 240.
  • the active layer 240 may be a multilayer film in which quantum well layers and barrier layers are alternately formed.
  • the quantum well layer and barrier layer may be binary to quaternary compound semiconductor layers expressed as a general formula of Al x In y Ga 1-x-y N (0 ⁇ x, y, x+y ⁇ l).
  • the aforementioned ITO layer 290 has high transmittance of 90% or more for visible light, it contributes to the enhancement of the light emitting efficiency of the respective light emitting cells 200 and thus the light emitting diode 1.
  • an ohmic contact between the ITO layer 290 and the P-type semiconductor layer 260 cannot be well formed in that the ITO layer 290 is of an N-type.
  • a tunnel structure for forming an ohmic contact between the ITO layer 290 and the P- type semiconductor layer 260 is employed, the ohmic contact between the two layers can be well formed.
  • the tunnel structure may be formed by introducing indium (In) or N-type dopant between the P-type semiconductor layer 260 and the ITO layer 290 in a delta doping method.
  • a contact groove 294 for connecting with an end of a wiring 400 is formed on a top surface of the ITO layer 290.
  • the contact groove 294 is formed at a predetermined depth through a dry etching process and is filled with the end of the wiring 400 formed of a conductive material layer.
  • the contact groove 294 can minimize the reduction of a light emitting area of the ITO layer 290 and increase the contact area between the ITO layer 290 and the wiring 400 such that the efficiency of current diffusion into the ITO layer 290 through the wiring 400 can be enhanced, as more clearly understood from the following descriptions.
  • the end of the wiring 400 filled in the contact groove 294 corresponds to a portion through which the wiring 400 and the ITO layer 290 are electrically connected with each other, it is defined as a "contact connection portion 402" in this embodiment.
  • the contact groove 294 extends from the ITO layer 290 to the surface of the P-type semiconductor layer 260. Further, the contact groove 294 is filled with the contact connection portion 402 at an end of the wiring 400 formed through a plating or vapor depositing method, for example. Furthermore, the contact connection portion 402 filled in the contact groove 294 is brought into contact with the surface of the P-type semiconductor layer 260 exposed through the contact groove 294 and brought into close contact with an inner circumferential surface of the contact groove 294 within the contact groove 294. At this time, the wiring 400 is formed of only a conductive material layer entirely formed through a plating or vapor depositing method. However, in a case where the wiring is used in the form of an air bridge wiring which floats over a light emitting cell, the contact connection portion 402 filled in the contact groove 294 may be a P-type contact pad (or electrode pad).
  • the wiring 400 is electrically isolated from the surfaces of the light emitting cells 200 by a transparent insulation layer 410.
  • the transparent insulation layer 410 is formed to entirely cover the surfaces of the light emitting cells 200 including the semiconductor layers 220, 240 and 260 and the ITO layer 290. At least a portion of the transparent insulation layer 410 is positioned between the wiring 400 and the light emitting cell 200 to electrical isolate them from each other. Further, the transparent insulation layer 410 has openings 412 and 414 above the aforementioned contact gro ove 294 and the N-type contact pad 222, respectively, to which the wiring 400 is connected. Although a silicon oxide film (SiO ) is used as the transparent insulation layer 410 in this embodiment, the present invention is not limited thereto. That is, the transparent insulation layer may be formed of any other transparent insulating materials.
  • SiO silicon oxide film
  • the P-type semiconductor layer 260 may further include a current blocking layer 262 around the bottom of the contact groove 294.
  • the current blocking layer 262 is formed in a limited region of the P-type semiconductor layer 260 brought into contact with the contact connection portion 402 of the wiring 400.
  • the current blocking layer 262 is formed due to the change in an electrical property of a portion of the P-type semiconductor layer 260 by means of damage during the dry etching process of forming the aforementioned contact groove 294. Further, the current blocking layer 262 serves to cut off a current between the one end of the wiring 400 and the P-type semiconductor layer 260 such that a current can be widely diffused into the ITO layer 290.
  • a contact area between the wiring 400 and the ITO layer 290 can be increased while not greatly reducing the light emitting area of the ITO layer 290.
  • the contact connection portion 402 which is a portion of the wiring 400, is brought into contact with the inner circumferential surface of the contact groove 294 of the ITO layer 290 and the inner circumferential surface of the contact groove 294 is a position where a current can be easily diffused into the ITO layer 290, the connection structure for the contact groove 294 and the wiring 400 can further increase the efficiency of current diffusion into the ITO layer 290 from the wiring 400.
  • the AC light emitting diode 1 may further comprise an insulating protection film 420 capable of covering the wiring 400 and the transparent insulation layer 410.
  • the insulating protection film 420 prevents the wirings 400 from being contaminated with moisture and from being damaged due to an external pressure.
  • a buffer layer 120 is first formed on a substrate 100.
  • An N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially formed on the buffer layer 120.
  • the buffer layer 120 and the semiconductor layers 220, 240 and 260 may be formed using metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE) or the like. Further, the semiconductor layers 220, 240 and 260 may be consecutively formed within the same process chamber.
  • MOCVD metal organic chemical vapor deposition
  • MBE molecular beam epitaxy
  • HVPE hydride vapor phase epitaxy
  • the buffer layer 120 may be formed of an insulating material film such as an AlN or semi-insulating GaN layer.
  • the buffer layer may be formed of a conductive material film, e.g. an N-type GaN layer or undoped GaN layer. That is, in a case where the substrate 100 is an insulating substrate made of sapphire, the buffer layer may be formed of a conductive material film.
  • an ITO layer 290 is formed on the P-type semiconductor layer
  • a process of forming a tunnel structure made of a delta doping layer with a thickness of about 5 to 50 may be performed to form an ohmic contact between the ITO layer 290 and the P-type semiconductor layer 260. Further, the ITO layer 290 may be formed after a mesa formation process to be described later. [46] Referring to Fig. 4, a plurality of light emitting cells 200 are formed on the substrate
  • the plurality of light emitting cells 200 each having the N-type semiconductor layer 220, the active layer 240, the P-type semiconductor layer 260 and the ITO layer 290 are formed on the substrate 100 to be spared apart from one another. Further, portions of the P-type semiconductor layer 260 and the active layer 240 are removed to form a region, i.e. a contact region, where a portion of a top surface of the N-type semiconductor layer 220 is exposed upwardly to the outside.
  • an N-type contact pad 222 is formed in the contact region of the
  • a transparent insulation layer 410 is deposited on the substrate 100 on which the light emitting cells 200 are formed.
  • the transparent insulation layer 410 covers the side and top surfaces of the light emitting cells 200 and covers the whole of the substrate 100 between the light emitting cells 200.
  • the aforementioned ITO layers 290 and contact pads 222 are also covered by the transparent insulation layer 410.
  • the transparent insulation layer 410 may be formed, for example, as a silicon oxide film using a chemical vapor deposition (CVD) method.
  • CVD chemical vapor deposition
  • first and second openings 412 and 414 are formed in the transparent insulation layer 410, and a patterning and dry etching process of forming a contact groove 294 in communication with the first opening 412 on the ITO layer 290 is performed.
  • the dry etching process is performed in such a manner that portions of the transparent insulation layer 410 and the ITO layer 290 are physically stripped by causing Ar + (inert gas) to collide against an etched surface.
  • Ar + inert gas
  • a current blocking layer 262 is formed on the surface of the P-type semiconductor layer 260.
  • the current blocking layer 262 is formed due to the change in an electrical property of a portion of the surface of the P- type semiconductor layer 260 produced when the aforementioned Ar + collides against the surface of the P-type semiconductor layer 260.
  • a wiring connection process is performed as shown in Figs. 8 and 9.
  • a conductive material layer 400a that covers the light emitting cells 200 and the substrate between the light emitting cells 200 in a state where the transparent insulation layer 410 is formed on the cells and the substrate between the cells is first formed through a plating or vapor depositing method as shown in Fig. 8. Then, if a portion of the conductive material layer 400a corresponding to regions where light is emitted from the light emitting cells 200 is removed such that the light emitting regions are not covered, wirings 400 having a conductive material layer structure are formed as shown in Fig. 9.
  • the wiring 400 is configured in such a manner that one end thereof, i.e. a contact connection portion 402, passes through the first opening 412 of the transparent insulation layer 410 and is then filled into the contact groove 294 in the ITO layer 290 while the other end extending from the one end passes through the second opening 414 and is then connected to the N-type contact pad 222 on the N-type semiconductor layer 220.
  • a contact connection portion 402 passes through the first opening 412 of the transparent insulation layer 410 and is then filled into the contact groove 294 in the ITO layer 290 while the other end extending from the one end passes through the second opening 414 and is then connected to the N-type contact pad 222 on the N-type semiconductor layer 220.
  • the light emitting diode 1 formed with the transparent insulation layer 410 thereon is well illustrated in Fig. 1.
  • the one end of the wiring 400 is widely brought into contact with an inner circumferential surface of the contact groove 294 of the ITO layer 290, a contact area between the wiring 400 and the ITO layer 290 can be greatly expanded. Further, since the wiring 400 comes into contact with the P-type semiconductor layer 260 and thus the current blocking layer 262 blocks a current from flowing into the P-type semiconductor layer at the contact portion, the efficiency of current diffusion into the ITO layer 290 can be more enhanced.
  • Fig. 10 is a sectional view illustrating a light emitting diode according to a second embodiment of the present invention.
  • the light emitting diode 1 comprises a substrate 100 serving as a base and a light emitting cell 200 formed on the substrate 100.
  • the light emitting cell 200 has a structure in which an N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially laminated.
  • the active layer 240 is re- strictively formed on a certain region of the N-type semiconductor layer 220 through the aforementioned mesa formation process, and the P-type semiconductor layer 260 is formed on the active layer 240.
  • an ITO layer 290 is formed on the P-type semiconductor layer 260.
  • a P-type contact pad 402 is provided on a top surface of the ITO layer 290 to serve as a contact connection portion connected to a wiring (not shown).
  • the P-type contact pad 402 is a portion connected to one end of the wiring through wire bonding.
  • the P-type contact pad 402 is filled in a contact groove 292 of the ITO layer 290 to allow the wiring to be connected to the ITO layer 290, similarly to the contact connection portion 402 (see Fig. 1) which was formed as a portion of the wiring as described in the previous embodiment.
  • connection structure for the P-type contact pad 402 and the ITO layer 290 can minimize the reduction in a light emitting area of the ITO layer 290 and increase the contact area between the ITO layer 290 and the P-type contact pad 402'
  • the connection structure can enhance the efficiency of current diffusion into the ITO layer 290 from the P-type contact pad 402'
  • the contact groove 292 is formed on the top surface of the ITO layer 290, particularly at a place where the P-type contact pad 402'will be formed.
  • the contact groove 292 extends from the ITO layer 290 to the surface of the P-type semiconductor layer 260. Further, a portion of the P-type contact pad 402 is filled into the contact groove 292 through a plating or vapor depositing method, for example. Furthermore, the P-type contact pad 402 filled into the contact groove 294 is configured in such a manner that an upper portion thereof comes into contact with a top surface of the ITO layer 290 outside of the contact groove 292 and a lower portion thereof comes into contact with an inner circumferential surface of the ITO layer 290 inside of the contact groove 294.
  • the light emitting diode according to this embodiment can increase a contact area between the P-type contact pad 402 and the ITO layer 290 while not significantly reducing a light emitting area of the ITO layer 290. Moreover, the efficiency of current diffusion into the ITO layer 290 can be more enhanced due to a structure in which the P-type contact pad 402 is simultaneously brought into contact with the top surface of the ITO layer 290 and the inner circumferential surface of the contact groove 292.
  • the P-type semiconductor layer 260 also includes a current blocking layer 262.
  • the current blocking layer 262 is formed in a limited region of the P-type semiconductor layer 260 brought into contact with the aforementioned P-type contact pad 402 .
  • the current blocking layer 262 is formed due to change in an electrical property of a portion of the P-type semiconductor layer 260 during a dry etching process for forming the contact groove 292.
  • a buffer layer 120 is formed on a substrate 100.
  • An N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially formed on the buffer layer 120.
  • an ITO layer 290 is formed on a top surface of the aforementioned P-type semiconductor layer 260 as shown in Fig. 12.
  • a contact groove 292 which will be filled with a P-type contact pad is formed in the ITO layer 290.
  • a contact groove may be formed after performing a mesa formation process.
  • a photoresist 511 is applied on a top surface of the ITO layer 290 to define a position where the contact groove 292 will be formed, and the contact groove 292 extending from the ITO layer 290 to the surface of the P-type semiconductor layer 260 is then formed through a dry etching process. If the aforementioned dry etching process is continued, a current blocking layer 262 is formed on the surface of the P- type semiconductor layer 260 as shown in Fig. 15. The current blocking layer 262 is formed due to the change in an electrical property of a portion of the surface of the P- type semiconductor layer 260 produced when the aforementioned Ar + collides against the surface of the P-type semiconductor layer 260, as already described in the previous embodiment.
  • a mesa formation process of providing a place where an N-type contact pad will be formed is performed.
  • the process is performed in such a manner that the ITO layer 290, the P-type semiconductor layer 260 and the active layer 240 are partially etched to provide a place where the N-type contact pad will be formed, so that a portion of the N-type semiconductor layer 220 is exposed to the outside as shown in Fig. 16.
  • a process of forming N-type and P-type contact pads 222 and 402 through a plating or vapor depositing method is performed. As shown in Fig.
  • the N-type and P-type contact pads 222 and 402 are formed on the top surface of the ITO layer 290 and the contact region of the N-type semiconductor layer 220, respectively.
  • the order of forming the contact pads can be selected by a manufacturer, and thus, it does not limit the present invention.
  • the P-type contact pad 402 comprises the lower portion filled in the contact groove 292 and the upper portion formed larger than the lower portion to cover the contact groove 292. Since the lower portion of the P-type contact pad 402 is brought into contact with an inner circumferential surface of the contact groove 292 of the ITO layer 290 and the upper portion of the P-type contact pad 402 is brought into contact with the top surface of the ITO layer 290, the contact area between the P-type contact pad 402 and the ITO layer 290 can be greatly expanded.
  • the photoresist residual remaining on the inner circumferential surface of the contact groove of the ITO layer 290 is very difficult to remove after the etching process. If a contact pad or one end of the wiring is filled in the contact groove 292 where the photoresist residual remains, the photoresist residual may hinder normal current diffusion into the ITO layer 290 from the wiring and/or the P-type contact pad and thus can greatly lower the luminance of a light emitting diode.
  • Figs. 17 and 18 are photographs which compare a contact groove formed through a dry etching process and a contact groove formed through a wet etching process. It can be seen that a large amount of photoresist residual remains at an edge of a contact groove formed through the wet etching process as shown in Fig. 18 while photoresist residual hardly remains in a contact groove formed through the dry etching process as shown in Fig. 17.
  • an ITO layer with excellent light transmittance is used as a transparent electrode layer according to the present invention, a current property considered as a problem of the ITO layer is enhanced, so that a light emitting diode with improved luminance and light emitting performance can be implemented.

Landscapes

  • Led Devices (AREA)

Abstract

L'invention porte sur une DEL à luminance et performances photoémettrices améliorées en raison d’un accroissement de l’efficacité de la diffusion du courant dans la couche d’ITO, et sur son procédé de fabrication. L’invention consiste à monter sur un substrat au moins une cellule photoémettrice comprenant une couche semi-conductrice de type N, une couche active, et une couche semi-conductrice de type P. ledit procédé comporte les étapes suivantes: (a) formation d’au moins une cellule photoémettrice comprenant une couche d’ITO sur la surface supérieure d’une couche semi-conductrice de type P; (b) formation par gravure à sec dans la couche d’ITO d’une rainure de contact de câblage; et (c) remplissage de la rainure de contact avec un élément de connexion fait d'un matériau conducteur.

Description

Description
LIGHT EMITTING DIODE WITH ITO LAYER AND METHOD
FOR FABRICATING THE SAME
Technical Field
[1] The present invention relates to a light emitting diode with a transparent ITO layer as an electrode layer and a method of fabricating the light emitting diode, and more particularly, to a light emitting diode with enhanced luminance and light emitting performance due to increase in efficiency of current diffusion into an ITO layer, and a method of fabricating the light emitting diode. Background Art
[2] A light emitting diode is a photoelectric conversion device having a structure in which an N-type semiconductor and a P-type semiconductor are joined together, and emits light through recombination of electrons and holes. As an example, a GaN based light emitting diode has been known as such a light emitting diode. A GaN based light emitting diode comprises light emitting cells each having an N-type semiconductor layer, an active layer (or a light emitting layer) and a P-type semiconductor layer which are made of GaN based materials and sequentially formed on a substrate made of sapphire, silicon or the like.
[3] In general, a light emitting cell is configured in such a manner that an etching process is performed from a P-type semiconductor layer to an N-type semiconductor layer to allow a portion of the N-type semiconductor layer to be exposed to the outside, and electrode structures or electrical contact structures for current application are formed on top surfaces of the P-type semiconductor layer and the N-type semiconductor layer exposed to the outside.
[4] Particularly, since a light emitting region through which light is emitted is formed on top of the P-type semiconductor layer, a transparent electrode layer through which the emission of light is not prevented is required. A Ni/ Au layer with a superior electrical property has been employed as such a transparent electrode layer. However, since the Ni/ Au layer has very low transmittance for visible light in spite of the superior electrical property, there is a problem in that the light emitting efficiency of a light emitting diode is lowered.
[5] Therefore, there has been suggested a technology in which an ITO (Indium Tin
Oxide) layer with a tunnel structure applied thereto for forming an ohmic contact is used as a transparent electrode layer on a P-type semiconductor layer instead of a Ni/ Au layer. There is an advantage in that the ITO layer has an excellent transmittance of 90% or more for visible light. However, a further improvement has been required in that the ITO layer has a low electrical property as compared with the existing Ni/ Au layer. Particularly, many studies for enhancing a current property between an ITO layer and a contact connection portion such as a contact pad or an end of a wiring have been conducted in the art. Disclosure of Invention Technical Problem
[6] In the aforementioned light emitting diode, improvement in light transmittance and current property of a transparent electrode layer formed on a light emission surface of each light emitting cell should be deeply considered. Therefore, the present invention proposes a light emitting diode in which an ITO layer with superior light transmittance is used as the transparent electrode layer but a current property considered as a problem in the ITO layer is enhanced.
[7] Accordingly, an object of the present invention is to provide a light emitting diode with greatly enhanced luminance and light emitting performance due to the increase in efficiency of current diffusion into an ITO layer on a P-type semiconductor layer, and a method of fabricating the light emitting diode. Technical Solution
[8] According to an aspect of the present invention, there is provided a method of fabricating a light emitting diode formed with at least one light emitting cell including an N-type semiconductor layer, an active layer and a P-type semiconductor layer on a substrate. The method of fabricating a light emitting diode comprises the steps of (a) forming at least one light emitting cell with an ITO layer formed on a top surface of the P-type semiconductor layer; (b) forming a contact groove for wiring connection in the ITO layer through dry etching; and (c) filling the contact groove with a contact connection portion made of a conductive material for the wiring connection.
[9] Preferably, the step (b) comprises a dry etching process of etching a portion of the
ITO layer by causing inert gas to collide against the ITO layer, through the etching process, a surface of the P-type semiconductor layer being exposed to the outside and a current blocking layer being formed on the surface of the P-type semiconductor layer against which the inert gas collide.
[10] The method of the present invention may further comprise the step of, prior to the step (c), exposing a portion of the N-type semiconductor layer as a contact region and then forming an N-type contact pad on the contact region.
[11] The contact connection portion filled in the contact groove in step (c) may a P-type contact pad of which lower portion is brought into contact with an inner circumferential surface of the ITO layer inside of the contact groove and upper portion is brought into contact with a top surface of the ITO layer outside of the contact groove. [12] At least one light emitting cell may be a plurality of light emitting cells spaced apart from one another, and the step (a) may further comprise the step of exposing a portion of the N-type semiconductor layer of each of the light emitting cells as a contact region on which an N-type contact pad is formed.
[13] Preferably, the step (c) further comprises the step of forming a wiring made of a conductive material layer through a plating or vapor depositing method for electrical connection between the adjacent light emitting cells, and the contact connection portion is formed of a portion of the conductive material layer. At this time, the step (b) comprises the steps of (b-1) forming a transparent insulation layer entirely covering the light emitting cell formed in step (a) on the substrate, and (b-2) patterning and etching the transparent insulation layer to expose a portion through which the wiring is connected, and simultaneously to form the contact groove of the ITO layer.
[14] More preferably, the step (c) comprises the steps of (cl) forming a conductive material layer through a plating or vapor depositing method to entirely cover the light emitting cell with the transparent insulation layer formed thereon and the substrate, and (c2) etching and removing a portion of the conductive material layer other than extending from the contact groove of the light emitting cell to the N-type contact pad of the adjacent light emitting cell while causing the other portion of the conductive material layer to function as the wiring.
[15] According to the another aspect of the present invention, there is provided a light emitting diode with an ITO layer, comprising a substrate; at least one light emitting cell sequentially formed with an N-type semiconductor layer, an active layer and a P- type semiconductor layer on the substrate, and including an ITO layer formed on a top surface of the P-type semiconductor layer; a contact groove formed in the ITO layer for wiring connection; and a contact connection portion filled in the contact groove at one end of a wiring.
Advantageous Effects
[16] According to a structure in which a contact connection portion, i.e. an end of a wiring, or a P-type contact pad at an end of a wiring is brought into contact with an inner circumferential surface of a contact groove formed in an ITO layer, efficiency of current diffusion into an ITO layer on a P-type semiconductor layer can be enhanced without reducing a light emitting area of the ITO layer. Therefore, a light emitting diode with greatly improved luminance and light emitting performance can be implemented.
[17] In a light emitting diode including a P-type contact pad as a contact connection portion according to an embodiment of the present invention, the P-type contact pad can simultaneously come into contact with a top surface of the ITO layer and the inner circumferential surface of the ITO layer. Consequently, a contact area between the ITO layer and the P-type contact pad is further increased such that the efficiency of current diffusion into the ITO layer can be enhanced.
[18] For example, in a light emitting diode including a plurality of light emitting cells according to another embodiment of the present invention similar to an AC light emitting diode operated by an AC power source, a wiring may comprise a conductive material layer formed through a plating or vapor depositing process such that wiring disconnection and the like can be prevented. At this time, since the contact connection portion formed of a portion of the conductive material layer comes into contact with the inner circumferential surface of the contact groove of the ITO layer, the efficiency of current diffusion into the ITO layer can be enhanced.
[19] Further, according to the embodiments of the present invention, a current blocking layer formed due to change in a current property of a portion of a P-type semiconductor layer during a dry etching process may be formed at a position where the P- type semiconductor layer is brought into contact with the contact connection portion. Therefore, the current blocking layer can completely block current from flowing directly into the P-type semiconductor layer to contribute in enhancing the efficiency of current diffusion into the ITO layer. Brief Description of the Drawings
[20] Fig. 1 is a sectional view showing a light emitting diode according to a first embodiment of the present invention.
[21] Figs. 2 to 9 are sectional views illustrating a method of fabricating the light emitting diode shown in Fig. 1.
[22] Fig. 10 is a sectional view illustrating a light emitting diode according to a second embodiment of the present invention.
[23] Figs. 11 to 16 are sectional views illustrating a method of fabricating the light emitting diode shown in Fig. 10.
[24] Figs. 17 and 18 are views showing real photographs of a contact groove formed through dry etching according to the embodiments of the present invention and a contact groove formed through wet etching as a comparative example, respectively. Best Mode for Carrying Out the Invention
[25] Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. The following embodiments are provided only for illustrative purposes to fully convey the scope of the present invention to those skilled in the art. Therefore, the present invention is not limited to the embodiments set forth herein but can be implemented in different forms. In the drawings, the widths, lengths, thicknesses and the like of components may be ex- aggerated for convenience of illustration. Like reference numerals indicate like elements throughout the specification and drawings.
[26] Fig. 1 is a sectional view showing a light emitting diode according to a first embodiment of the present invention.
[27] A light emitting diode 1 according to the first embodiment of the present invention is an AC light emitting diode operating under AC conditions. A conventional AC light emitting diode operated by an AC power source has been disclosed in PCT Publication No. WO 2004/023568 Al entitled "Light-emitting device having light emitting element" by Sakai, et al.
[28] Referring to Fig. 1, the light emitting diode 1 according to this embodiment comprises a substrate 100 serving as a base and a plurality of light emitting cells 200. The substrate 100 may be an insulating or conductive substrate. Although a sapphire substrate is used in this embodiment, another substrate such as SiC may be utilized.
[29] Further, a buffer layer 120 for reducing lattice mismatch between lower layers of the light emitting cells 200 and the substrate 100 may be interposed between the substrate 100 and the light emitting cells 200. In a case where the substrate 100 is an insulating substrate made of sapphire as in this embodiment, the buffer layer 120 may be formed of a conductive material. In this case, the buffer layers 120 corresponding to the respective light emitting cells 200 are spaced apart from one another to allow the light emitting cells 120 to be electrically isolated from one another. Meanwhile, assuming that the substrate 100 is a conductive substrate, the buffer layer 120 is formed of an insulating or semi-insulating material to electrically isolate the substrate 100 and the light emitting cells 200. For example, nitride such as AlN or GaN is frequently used as the buffer layer 120.
[30] As described above, the plurality of light emitting cells 200 are formed on the substrate 100. Each of the plurality of light emitting cells 200 has such a structure in which an N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially laminated. As shown in this figure, the active layer 240 is restrictively formed on a certain region of the N-type semiconductor layer 220 through the aforementioned mesa formation, and the P-type semiconductor layer 260 is then formed on the active layer 240. Thus, the active layer 240 is bonded on a certain region on a top surface of the N-type semiconductor layer 220, and the rest of the top surface of the layer is exposed to the outside by partially removing the P-type semiconductor layer 260 and the active layer 240 as described above.
[31] In the embodiment of the present invention, electrode structures for applying a current to the light emitting diode 1 are respectively provided on the P-type and N-type semiconductor layers 260 and 220 of each of the light emitting cells 200. Particularly, careful consideration for light transmittance and electrical property should be made for the electrode structure on the P-type semiconductor layer 260. An ITO layer 290 made of indium tin oxide in consideration of the aforementioned light transmittance and electrical property is formed as a transparent electrode layer on a top surface of the P- type semiconductor layer 260. In the specification, the term light emitting cell is defined as including the ITO layer 290 together with the N-type semiconductor layer 220, the active layer 240 and the P-type semiconductor layer 260.
[32] Components of each of the light emitting cells 200 will be described below in more detail. The N-type semiconductor layer 220 may be formed of N-type Al In Ga N x y 1-x-y
(0<x, y, x+y≤l) and include an N-type clad layer. Further, the P-type semiconductor layer 260 may be formed of P-type Al In Ga N (0<x, y, x+y≤l) and include a P- x y 1-x-y type clad layer. The N-type semiconductor layer 220 may be doped with Si and the P- type semiconductor layer 260 may be doped with Zn or Mg.
[33] Further, the active layer 240 is a region where electrons and holes are recombined.
The active layer comprises InGaN. The wavelength of light emitted from a light emitting cell varies according to the kind of a material constituting the active layer 240. The active layer 240 may be a multilayer film in which quantum well layers and barrier layers are alternately formed. The quantum well layer and barrier layer may be binary to quaternary compound semiconductor layers expressed as a general formula of Al x In y Ga 1-x-y N (0<x, y, x+y≤l).
[34] Further, since the aforementioned ITO layer 290 has high transmittance of 90% or more for visible light, it contributes to the enhancement of the light emitting efficiency of the respective light emitting cells 200 and thus the light emitting diode 1. At this time, an ohmic contact between the ITO layer 290 and the P-type semiconductor layer 260 cannot be well formed in that the ITO layer 290 is of an N-type. However, if a tunnel structure for forming an ohmic contact between the ITO layer 290 and the P- type semiconductor layer 260 is employed, the ohmic contact between the two layers can be well formed. Although not illustrated in this figure, the tunnel structure may be formed by introducing indium (In) or N-type dopant between the P-type semiconductor layer 260 and the ITO layer 290 in a delta doping method.
[35] As shown in an enlarged portion of Fig. 1, a contact groove 294 for connecting with an end of a wiring 400 is formed on a top surface of the ITO layer 290. The contact groove 294 is formed at a predetermined depth through a dry etching process and is filled with the end of the wiring 400 formed of a conductive material layer. The contact groove 294 can minimize the reduction of a light emitting area of the ITO layer 290 and increase the contact area between the ITO layer 290 and the wiring 400 such that the efficiency of current diffusion into the ITO layer 290 through the wiring 400 can be enhanced, as more clearly understood from the following descriptions. At this time, since the end of the wiring 400 filled in the contact groove 294 corresponds to a portion through which the wiring 400 and the ITO layer 290 are electrically connected with each other, it is defined as a "contact connection portion 402" in this embodiment.
[36] According to this embodiment of the present invention, the contact groove 294 extends from the ITO layer 290 to the surface of the P-type semiconductor layer 260. Further, the contact groove 294 is filled with the contact connection portion 402 at an end of the wiring 400 formed through a plating or vapor depositing method, for example. Furthermore, the contact connection portion 402 filled in the contact groove 294 is brought into contact with the surface of the P-type semiconductor layer 260 exposed through the contact groove 294 and brought into close contact with an inner circumferential surface of the contact groove 294 within the contact groove 294. At this time, the wiring 400 is formed of only a conductive material layer entirely formed through a plating or vapor depositing method. However, in a case where the wiring is used in the form of an air bridge wiring which floats over a light emitting cell, the contact connection portion 402 filled in the contact groove 294 may be a P-type contact pad (or electrode pad).
[37] In a state where the contact connection portion 402 of the wiring 400 is filled in the contact groove 294 of the light emitting cell 200, the other end of the wiring 400 is connected to a contact region on the N-type semiconductor layer 220 of another adjacent light emitting cell 200. An N-type contact pad 222 bonded directly to the wiring 400 is formed on the contact region.
[38] Further, the wiring 400 is electrically isolated from the surfaces of the light emitting cells 200 by a transparent insulation layer 410. The transparent insulation layer 410 is formed to entirely cover the surfaces of the light emitting cells 200 including the semiconductor layers 220, 240 and 260 and the ITO layer 290. At least a portion of the transparent insulation layer 410 is positioned between the wiring 400 and the light emitting cell 200 to electrical isolate them from each other. Further, the transparent insulation layer 410 has openings 412 and 414 above the aforementioned contact gro ove 294 and the N-type contact pad 222, respectively, to which the wiring 400 is connected. Although a silicon oxide film (SiO ) is used as the transparent insulation layer 410 in this embodiment, the present invention is not limited thereto. That is, the transparent insulation layer may be formed of any other transparent insulating materials.
[39] Meanwhile, the P-type semiconductor layer 260 may further include a current blocking layer 262 around the bottom of the contact groove 294. The current blocking layer 262 is formed in a limited region of the P-type semiconductor layer 260 brought into contact with the contact connection portion 402 of the wiring 400. The current blocking layer 262 is formed due to the change in an electrical property of a portion of the P-type semiconductor layer 260 by means of damage during the dry etching process of forming the aforementioned contact groove 294. Further, the current blocking layer 262 serves to cut off a current between the one end of the wiring 400 and the P-type semiconductor layer 260 such that a current can be widely diffused into the ITO layer 290.
[40] In the light emitting diode 1 according to this embodiment of the present invention so configured, a contact area between the wiring 400 and the ITO layer 290 can be increased while not greatly reducing the light emitting area of the ITO layer 290. Particularly, since the contact connection portion 402, which is a portion of the wiring 400, is brought into contact with the inner circumferential surface of the contact groove 294 of the ITO layer 290 and the inner circumferential surface of the contact groove 294 is a position where a current can be easily diffused into the ITO layer 290, the connection structure for the contact groove 294 and the wiring 400 can further increase the efficiency of current diffusion into the ITO layer 290 from the wiring 400.
[41] In addition, the AC light emitting diode 1 according to this embodiment of the present invention may further comprise an insulating protection film 420 capable of covering the wiring 400 and the transparent insulation layer 410. The insulating protection film 420 prevents the wirings 400 from being contaminated with moisture and from being damaged due to an external pressure.
[42] Hereinafter, a method of fabricating a light emitting diode according to an embodiment of the present invention will be described with reference to Figs. 2 to 9.
[43] Referring to Fig. 2, a buffer layer 120 is first formed on a substrate 100. An N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially formed on the buffer layer 120. The buffer layer 120 and the semiconductor layers 220, 240 and 260 may be formed using metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE) or the like. Further, the semiconductor layers 220, 240 and 260 may be consecutively formed within the same process chamber.
[44] At this time, the buffer layer 120 may be formed of an insulating material film such as an AlN or semi-insulating GaN layer. In some cases, however, the buffer layer may be formed of a conductive material film, e.g. an N-type GaN layer or undoped GaN layer. That is, in a case where the substrate 100 is an insulating substrate made of sapphire, the buffer layer may be formed of a conductive material film.
[45] Referring to Fig. 3, an ITO layer 290 is formed on the P-type semiconductor layer
260. Before the ITO layer 290 is formed, a process of forming a tunnel structure made of a delta doping layer with a thickness of about 5 to 50 may be performed to form an ohmic contact between the ITO layer 290 and the P-type semiconductor layer 260. Further, the ITO layer 290 may be formed after a mesa formation process to be described later. [46] Referring to Fig. 4, a plurality of light emitting cells 200 are formed on the substrate
100 through a mesa formation process. This process is performed through an etching method using light exposure. The plurality of light emitting cells 200 each having the N-type semiconductor layer 220, the active layer 240, the P-type semiconductor layer 260 and the ITO layer 290 are formed on the substrate 100 to be spared apart from one another. Further, portions of the P-type semiconductor layer 260 and the active layer 240 are removed to form a region, i.e. a contact region, where a portion of a top surface of the N-type semiconductor layer 220 is exposed upwardly to the outside.
[47] Referring to Fig. 5, an N-type contact pad 222 is formed in the contact region of the
N-type semiconductor layer 220. Then, a transparent insulation layer 410 is deposited on the substrate 100 on which the light emitting cells 200 are formed. The transparent insulation layer 410 covers the side and top surfaces of the light emitting cells 200 and covers the whole of the substrate 100 between the light emitting cells 200. Thus, the aforementioned ITO layers 290 and contact pads 222 are also covered by the transparent insulation layer 410. The transparent insulation layer 410 may be formed, for example, as a silicon oxide film using a chemical vapor deposition (CVD) method. At this time, it is preferred that the side surfaces of the light emitting cells 200 be inclined in the aforementioned mesa formation process such that the transparent insulation layer 410 can be easily covered even to the side surfaces of the light emitting cells 200.
[48] Referring to Fig. 6, a photoresist is applied onto the transparent insulation layer
410, and a process of defining a portion to be etched is performed by removing the rest portion except a portion where openings for the wiring connection will be formed. Next, as shown in Figs. 6 and 7, first and second openings 412 and 414 are formed in the transparent insulation layer 410, and a patterning and dry etching process of forming a contact groove 294 in communication with the first opening 412 on the ITO layer 290 is performed. In this embodiment, the dry etching process is performed in such a manner that portions of the transparent insulation layer 410 and the ITO layer 290 are physically stripped by causing Ar+ (inert gas) to collide against an etched surface. At this time, the contact groove 294 formed through the dry etching process is determined to have such a depth that the contact groove reaches the surface of the P- type semiconductor layer 260.
[49] Further, if the aforementioned dry etching process is continued even after the ITO layer 290 has been etched to a degree that the contact groove 294 reaches the surface of the P-type semiconductor layer 260, a current blocking layer 262 is formed on the surface of the P-type semiconductor layer 260. The current blocking layer 262 is formed due to the change in an electrical property of a portion of the surface of the P- type semiconductor layer 260 produced when the aforementioned Ar+ collides against the surface of the P-type semiconductor layer 260.
[50] Next, a wiring connection process is performed as shown in Figs. 8 and 9. For the wiring connection, a conductive material layer 400a that covers the light emitting cells 200 and the substrate between the light emitting cells 200 in a state where the transparent insulation layer 410 is formed on the cells and the substrate between the cells is first formed through a plating or vapor depositing method as shown in Fig. 8. Then, if a portion of the conductive material layer 400a corresponding to regions where light is emitted from the light emitting cells 200 is removed such that the light emitting regions are not covered, wirings 400 having a conductive material layer structure are formed as shown in Fig. 9.
[51] Therefore, the wiring 400 is configured in such a manner that one end thereof, i.e. a contact connection portion 402, passes through the first opening 412 of the transparent insulation layer 410 and is then filled into the contact groove 294 in the ITO layer 290 while the other end extending from the one end passes through the second opening 414 and is then connected to the N-type contact pad 222 on the N-type semiconductor layer 220. Unlike the wiring connecting process performed in this embodiment, it is possible to form the wiring 400 in the shape shown in Fig. 9 without using a process of removing a conductive material layer. This may be implemented by previously defining a region, on which wirings will be formed, using a photoresist for forming the transparent insulation layer 410.
[52] After all the above processes have been completed, an insulating protection film
420 that covers the wirings 400 and the transparent insulation layer 410 may be formed. The light emitting diode 1 formed with the transparent insulation layer 410 thereon is well illustrated in Fig. 1.
[53] As described above, in the light emitting diode 1 according to the embodiment of the present invention, since the one end of the wiring 400 is widely brought into contact with an inner circumferential surface of the contact groove 294 of the ITO layer 290, a contact area between the wiring 400 and the ITO layer 290 can be greatly expanded. Further, since the wiring 400 comes into contact with the P-type semiconductor layer 260 and thus the current blocking layer 262 blocks a current from flowing into the P-type semiconductor layer at the contact portion, the efficiency of current diffusion into the ITO layer 290 can be more enhanced.
[54] Hereinafter, a light emitting diode according to a second embodiment of the present invention will be described. When describing the light emitting diode according to the second embodiment, like reference numerals are used for elements that perform the same function as elements of the first embodiment. Therefore, descriptions in the second embodiment that overlap the aforementioned first embodiment will be omitted herein to make the subject manner of the present invention unnecessarily obscure. [55] Fig. 10 is a sectional view illustrating a light emitting diode according to a second embodiment of the present invention.
[56] As shown in Fig. 10, the light emitting diode 1 according to this embodiment comprises a substrate 100 serving as a base and a light emitting cell 200 formed on the substrate 100. Similarly to the previous embodiment, the light emitting cell 200 has a structure in which an N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially laminated. The active layer 240 is re- strictively formed on a certain region of the N-type semiconductor layer 220 through the aforementioned mesa formation process, and the P-type semiconductor layer 260 is formed on the active layer 240. Thus, a certain region of the N-type semiconductor layer 220 is bonded to the active layer 240, whereas the rest of the region is exposed as a contact region where an N-type contact pad 222 is formed. Further, an ITO layer 290 is formed on the P-type semiconductor layer 260.
[57] According to the second embodiment, a P-type contact pad 402 is provided on a top surface of the ITO layer 290 to serve as a contact connection portion connected to a wiring (not shown). The P-type contact pad 402 is a portion connected to one end of the wiring through wire bonding. The P-type contact pad 402 is filled in a contact groove 292 of the ITO layer 290 to allow the wiring to be connected to the ITO layer 290, similarly to the contact connection portion 402 (see Fig. 1) which was formed as a portion of the wiring as described in the previous embodiment.
[58] The connection structure for the P-type contact pad 402 and the ITO layer 290 according to this embodiment can minimize the reduction in a light emitting area of the ITO layer 290 and increase the contact area between the ITO layer 290 and the P-type contact pad 402' In particular, the connection structure can enhance the efficiency of current diffusion into the ITO layer 290 from the P-type contact pad 402' To this end, the contact groove 292 is formed on the top surface of the ITO layer 290, particularly at a place where the P-type contact pad 402'will be formed.
[59] Similarly to the previous embodiment, the contact groove 292 extends from the ITO layer 290 to the surface of the P-type semiconductor layer 260. Further, a portion of the P-type contact pad 402 is filled into the contact groove 292 through a plating or vapor depositing method, for example. Furthermore, the P-type contact pad 402 filled into the contact groove 294 is configured in such a manner that an upper portion thereof comes into contact with a top surface of the ITO layer 290 outside of the contact groove 292 and a lower portion thereof comes into contact with an inner circumferential surface of the ITO layer 290 inside of the contact groove 294.
[60] Accordingly, the light emitting diode according to this embodiment can increase a contact area between the P-type contact pad 402 and the ITO layer 290 while not significantly reducing a light emitting area of the ITO layer 290. Moreover, the efficiency of current diffusion into the ITO layer 290 can be more enhanced due to a structure in which the P-type contact pad 402 is simultaneously brought into contact with the top surface of the ITO layer 290 and the inner circumferential surface of the contact groove 292.
[61] Similarly to the previous embodiment, the P-type semiconductor layer 260 according to this embodiment also includes a current blocking layer 262. The current blocking layer 262 is formed in a limited region of the P-type semiconductor layer 260 brought into contact with the aforementioned P-type contact pad 402 . As described in the previous embodiment, the current blocking layer 262 is formed due to change in an electrical property of a portion of the P-type semiconductor layer 260 during a dry etching process for forming the contact groove 292.
[62] Hereinafter, a method of fabricating the aforementioned light emitting diode will be described with reference to Figs. 11 to 16.
[63] Referring to Fig. 11, a buffer layer 120 is formed on a substrate 100. An N-type semiconductor layer 220, an active layer 240 and a P-type semiconductor layer 260 are sequentially formed on the buffer layer 120. Next, an ITO layer 290 is formed on a top surface of the aforementioned P-type semiconductor layer 260 as shown in Fig. 12.
[64] Referring to Figs. 13 to 15, a contact groove 292 which will be filled with a P-type contact pad is formed in the ITO layer 290. Although it is described in this embodiment that the contact groove 292 is first formed and a mesa formation process of exposing a portion of the N-type semiconductor layer 220 is then performed, a contact groove may be formed after performing a mesa formation process.
[65] First, a photoresist 511 is applied on a top surface of the ITO layer 290 to define a position where the contact groove 292 will be formed, and the contact groove 292 extending from the ITO layer 290 to the surface of the P-type semiconductor layer 260 is then formed through a dry etching process. If the aforementioned dry etching process is continued, a current blocking layer 262 is formed on the surface of the P- type semiconductor layer 260 as shown in Fig. 15. The current blocking layer 262 is formed due to the change in an electrical property of a portion of the surface of the P- type semiconductor layer 260 produced when the aforementioned Ar+ collides against the surface of the P-type semiconductor layer 260, as already described in the previous embodiment.
[66] Next, a mesa formation process of providing a place where an N-type contact pad will be formed is performed. The process is performed in such a manner that the ITO layer 290, the P-type semiconductor layer 260 and the active layer 240 are partially etched to provide a place where the N-type contact pad will be formed, so that a portion of the N-type semiconductor layer 220 is exposed to the outside as shown in Fig. 16. [67] Then, a process of forming N-type and P-type contact pads 222 and 402 through a plating or vapor depositing method is performed. As shown in Fig. 10, the N-type and P-type contact pads 222 and 402 are formed on the top surface of the ITO layer 290 and the contact region of the N-type semiconductor layer 220, respectively. The order of forming the contact pads can be selected by a manufacturer, and thus, it does not limit the present invention.
[68] According to the preferred embodiment of the present invention, the P-type contact pad 402 comprises the lower portion filled in the contact groove 292 and the upper portion formed larger than the lower portion to cover the contact groove 292. Since the lower portion of the P-type contact pad 402 is brought into contact with an inner circumferential surface of the contact groove 292 of the ITO layer 290 and the upper portion of the P-type contact pad 402 is brought into contact with the top surface of the ITO layer 290, the contact area between the P-type contact pad 402 and the ITO layer 290 can be greatly expanded.
[69] Meanwhile, the aforementioned dry etching process of forming the contact groove
292 serves to form the current blocking layer 262 and also to clearly remove the photoresist coated on the inner circumferential surface of the contact groove 292. A wet etching process cannot remove a large amount of photoresist residual from an etching surface, whereas a dry etching process can clearly remove the photoresist residual from the etching surface.
[70] The photoresist residual remaining on the inner circumferential surface of the contact groove of the ITO layer 290 is very difficult to remove after the etching process. If a contact pad or one end of the wiring is filled in the contact groove 292 where the photoresist residual remains, the photoresist residual may hinder normal current diffusion into the ITO layer 290 from the wiring and/or the P-type contact pad and thus can greatly lower the luminance of a light emitting diode.
[71] Figs. 17 and 18 are photographs which compare a contact groove formed through a dry etching process and a contact groove formed through a wet etching process. It can be seen that a large amount of photoresist residual remains at an edge of a contact groove formed through the wet etching process as shown in Fig. 18 while photoresist residual hardly remains in a contact groove formed through the dry etching process as shown in Fig. 17. Industrial Applicability
[72] Since an ITO layer with excellent light transmittance is used as a transparent electrode layer according to the present invention, a current property considered as a problem of the ITO layer is enhanced, so that a light emitting diode with improved luminance and light emitting performance can be implemented. [73]

Claims

Claims
[1] A method of fabricating a light emitting diode formed with at least one light emitting cell including an N-type semiconductor layer, an active layer and a P- type semiconductor layer on a substrate, the method comprising the steps of:
(a) forming at least one light emitting cell with an ITO layer formed on a top surface of the P-type semiconductor layer;
(b) forming a contact groove for wiring connection in the ITO layer through dry etching; and
(c) filling the contact groove with a contact connection portion made of a conductive material for the wiring connection.
[2] The method as claimed in claim 1, wherein step (b) comprises a dry etching process of etching a portion of the ITO layer by causing inert gas to collide against the ITO layer, through the etching process, a surface of the P-type semiconductor layer being exposed to the outside and a current blocking layer being formed on the surface of the P-type semiconductor layer against which the inert gas collide.
[3] The method as claimed in claim 1, further comprising the step of, prior to step
(c), exposing a portion of the N-type semiconductor layer as a contact region and then forming an N-type contact pad on the contact region.
[4] The method as claimed in claim 1, wherein the contact connection portion filled in the contact groove in step (c) is a P-type contact pad of which lower portion is brought into contact with an inner circumferential surface of the ITO layer inside of the contact groove and upper portion is brought into contact with a top surface of the ITO layer outside of the contact groove.
[5] The method as claimed in claim 1, wherein the at least one light emitting cell is a plurality of light emitting cells spaced apart from one another, and step (a) further comprises the step of exposing a portion of the N-type semiconductor layer of each of the light emitting cells as a contact region on which an N-type contact pad is formed.
[6] The method as claimed in claim 5, wherein step (c) further comprises the step of forming a wiring made of a conductive material layer through a plating or vapor depositing method for electrical connection between the adjacent light emitting cells, and the contact connection portion is formed of a portion of the conductive material layer.
[7] The method as claimed in claim 6, wherein step (b) comprises the steps of:
(b-1) forming a transparent insulation layer entirely covering the light emitting cell formed in step (a) on the substrate; and (b-2) patterning and etching the transparent insulation layer to expose a portion through which the wiring is connected, and simultaneously to form the contact groove of the ITO layer.
[8] The method as claimed in claim 7, wherein step (c) comprises the steps of:
(cl) forming a conductive material layer through a plating or vapor depositing method to entirely cover the light emitting cell with the transparent insulation layer formed thereon and the substrate; and
(c2) etching and removing a portion of the conductive material layer other than extending from the contact groove of the light emitting cell to the N-type contact pad of the adjacent light emitting cell while causing the other portion of the conductive material layer to function as the wiring.
[9] A light emitting diode with an ITO layer, comprising: a substrate; at least one light emitting cell sequentially formed with an N-type semiconductor layer, an active layer and a P-type semiconductor layer on the substrate, and including an ITO layer formed on a top surface of the P-type semiconductor layer; a contact groove formed in the ITO layer for wiring connection; and a contact connection portion filled in the contact groove at one end of a wiring.
[10] The light emitting diode as claimed in claim 9, wherein the contact groove is formed to extend to a surface of the P-type semiconductor layer brought into contact with the ITO layer, and the P-type semiconductor layer includes a current blocking layer, of which electrical property is changed, at a position where the contact connection portion is contacted therewith at a floor surface of the contact groove.
[11] The light emitting diode as claimed in claim 10, wherein the current blocking layer is formed by causing inert gas to collide against the ITO layer in a dry etching process of the ITO layer using the inert gas.
[12] The light emitting diode as claimed in claim 9, wherein the contact connection portion is a P-type contact pad of which lower portion is brought into contact with an inner circumferential surface of the ITO layer inside of the contact groove and upper portion is brought into contact with a top surface of the ITO layer outside of the contact groove.
[13] The light emitting diode as claimed in claim 9, wherein the at least one light emitting cell is a plurality of light emitting cells spaced apart from one another, and an N-type contact pad is formed on a portion of the N-type semiconductor layer.
[14] The light emitting diode as claimed in claim 13, further comprising a wiring for connecting the contact groove and the N-type contact pad, wherein the wiring comprises a conductive material layer formed through a plating or vapor depositing method for the electrical connection between the adjacent light emitting cells, and the contact connection portion is formed of a portion of the conductive material layer.
[15] The light emitting diode as claimed in claim 14, further comprising a transparent insulation layer formed between the light emitting cells and the conductive material layer to electrically insulate the conductive material layer from surfaces of the light emitting cells.
PCT/KR2006/005352 2006-01-09 2006-12-08 Del à couche d'ito et son procédé de fabrication Ceased WO2007081092A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE112006002927T DE112006002927B4 (en) 2006-01-09 2006-12-08 Light-emitting diode with ITO layer and method for producing such
US12/088,902 US7998761B2 (en) 2006-01-09 2006-12-08 Light emitting diode with ITO layer and method for fabricating the same
JP2008549410A JP4861437B2 (en) 2006-01-09 2006-12-08 Light emitting diode having ITO layer and method for manufacturing the same
US12/605,146 US7700960B2 (en) 2006-01-09 2009-10-23 Light emitting diode with ITO layer and method for fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020060002421A KR100721515B1 (en) 2006-01-09 2006-01-09 Light Emitting Diode Having ITO Layer And Manufacturing Method Thereof
KR10-2006-0002421 2006-01-09
KR10-2006-0023612 2006-03-14
KR1020060023612A KR100758542B1 (en) 2006-03-14 2006-03-14 Light emitting diode for alternating current having ITO layer and manufacturing method thereof

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/088,902 A-371-Of-International US7998761B2 (en) 2006-01-09 2006-12-08 Light emitting diode with ITO layer and method for fabricating the same
US12/605,146 Continuation US7700960B2 (en) 2006-01-09 2009-10-23 Light emitting diode with ITO layer and method for fabricating the same

Publications (1)

Publication Number Publication Date
WO2007081092A1 true WO2007081092A1 (en) 2007-07-19

Family

ID=38256475

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2006/005352 Ceased WO2007081092A1 (en) 2006-01-09 2006-12-08 Del à couche d'ito et son procédé de fabrication

Country Status (6)

Country Link
US (2) US7998761B2 (en)
JP (3) JP4861437B2 (en)
CN (1) CN101820043A (en)
DE (1) DE112006002927B4 (en)
TW (1) TWI322519B (en)
WO (1) WO2007081092A1 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009111342A (en) * 2007-10-29 2009-05-21 Seoul Opto Devices Co Ltd Light emitting diode
WO2009152790A1 (en) * 2008-06-18 2009-12-23 Osram Opto Semiconductors Gmbh Radiation-emitting component and method for producing a radiation-emitting component
US7709849B1 (en) 2008-12-17 2010-05-04 Seoul Semiconductor Co., Ltd. Light emitting diode having plurality of light emitting cells and method of fabricating the same
US20100308339A1 (en) * 2009-05-14 2010-12-09 Sung Min Hwang Light emitting device, light emitting device package and lighting system including the same
EP2311107A4 (en) * 2008-10-17 2011-11-09 Lg Innotek Co Ltd SEMICONDUCTOR ELECTROLUMINESCENT DEVICE AND METHOD FOR MANUFACTURING THE SAME
JP2012507134A (en) * 2008-09-11 2012-03-22 ブリッジラックス・インク Segmented LEDs connected in series
US8269228B2 (en) * 2007-09-27 2012-09-18 Seoul Opto Device Co., Ltd. AC light emitting diode
EP2610928A3 (en) * 2011-12-26 2015-04-22 LG Innotek Co., Ltd. Light emitting device
JP2015222826A (en) * 2010-07-22 2015-12-10 ソウル バイオシス カンパニー リミテッドＳｅｏｕｌ Ｖｉｏｓｙｓ Ｃｏ．，Ｌｔｄ． Light-emitting diode
EP3190634A1 (en) * 2009-11-13 2017-07-12 Seoul Viosys Co., Ltd. Light emitting diode chip having distributed bragg reflector
US10128306B2 (en) 2009-11-13 2018-11-13 Seoul Viosys Co., Ltd. Light emitting diode chip having distributed bragg reflector and method of fabricating the same
US20210265547A1 (en) 2017-03-23 2021-08-26 Seoul Semiconductor Co., Ltd. Display device and manufacturing method thereof

Families Citing this family (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007081092A1 (en) 2006-01-09 2007-07-19 Seoul Opto Device Co., Ltd. Del à couche d'ito et son procédé de fabrication
US7274083B1 (en) * 2006-05-02 2007-09-25 Semisouth Laboratories, Inc. Semiconductor device with surge current protection and method of making the same
JP2010521807A (en) * 2007-03-13 2010-06-24 ソウル オプト デバイス カンパニー リミテッド AC drive type light emitting diode
KR101438806B1 (en) * 2007-08-28 2014-09-12 엘지이노텍 주식회사 Semiconductor light emitting device and manufacturing method thereof
JP2010040894A (en) * 2008-08-07 2010-02-18 Rohm Co Ltd Semiconductor device and method of manufacturing semiconductor device
WO2010050694A2 (en) * 2008-10-29 2010-05-06 서울옵토디바이스주식회사 Light emitting diode
KR101017395B1 (en) * 2008-12-24 2011-02-28 서울옵토디바이스주식회사 Light emitting device having a plurality of light emitting cells and method of manufacturing same
KR101557362B1 (en) 2008-12-31 2015-10-08 서울바이오시스 주식회사 A light emitting device having a plurality of non-polar light emitting cells and a method of manufacturing the same
KR101533817B1 (en) * 2008-12-31 2015-07-09 서울바이오시스 주식회사 A light emitting device having a plurality of non-polar light emitting cells and a method of manufacturing the same
JP5195452B2 (en) * 2009-01-22 2013-05-08 ソニー株式会社 Light emitting element
US7982409B2 (en) 2009-02-26 2011-07-19 Bridgelux, Inc. Light sources utilizing segmented LEDs to compensate for manufacturing variations in the light output of individual segmented LEDs
KR100999806B1 (en) 2009-05-21 2010-12-08 엘지이노텍 주식회사 Semiconductor light emitting device and manufacturing method thereof
US20100327300A1 (en) 2009-06-25 2010-12-30 Koninklijke Philips Electronics N.V. Contact for a semiconductor light emitting device
US9236532B2 (en) * 2009-12-14 2016-01-12 Seoul Viosys Co., Ltd. Light emitting diode having electrode pads
US8283676B2 (en) * 2010-01-21 2012-10-09 Siphoton Inc. Manufacturing process for solid state lighting device on a conductive substrate
WO2011099586A1 (en) 2010-02-10 2011-08-18 株式会社日本触媒 Process for producing water-absorbing resin powder
KR101081135B1 (en) * 2010-03-15 2011-11-07 엘지이노텍 주식회사 Light emitting device, method for fabricating the light emitting device and light emitting device package
WO2011126248A2 (en) * 2010-04-06 2011-10-13 Seoul Opto Device Co., Ltd. Light emitting diode and method of fabricating the same
US8193546B2 (en) * 2010-06-04 2012-06-05 Pinecone Energies, Inc. Light-emitting-diode array with polymer between light emitting devices
CN101872824A (en) * 2010-06-07 2010-10-27 厦门市三安光电科技有限公司 Gallium nitride-based flip-chip light-emitting diode with double reflective layers on side and preparation method thereof
TWI557875B (en) * 2010-07-19 2016-11-11 晶元光電股份有限公司 Multi-dimensional illuminating device
KR101650518B1 (en) 2010-09-13 2016-08-23 에피스타 코포레이션 Light-emitting structure
US9070851B2 (en) 2010-09-24 2015-06-30 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
EP2700667B1 (en) 2011-04-20 2017-08-09 Nippon Shokubai Co., Ltd. Process and apparatus for producing water-absorbable resin of polyacrylic acid (salt) type
CN102280563A (en) * 2011-08-08 2011-12-14 上海理工大学 High-power LED (Light Emitting Diode) flexible package
US8912028B2 (en) * 2011-08-17 2014-12-16 Lg Display Co., Ltd. Semiconductor light emitting device and method for manufacturing the same
WO2013039344A2 (en) * 2011-09-16 2013-03-21 서울옵토디바이스(주) Light emitting diode and method of manufacturing same
JP2013165188A (en) * 2012-02-10 2013-08-22 Oki Data Corp Semiconductor light-emitting device, light source device, image forming apparatus and image display device
EP2626901A1 (en) 2012-02-10 2013-08-14 Oki Data Corporation Semiconductor light emitting apparatus, image displaying apparatus, mobile terminal, head-up display apparatus, image projector, head-mounted display apparatus, and image forming apparatus
US9076923B2 (en) * 2012-02-13 2015-07-07 Epistar Corporation Light-emitting device manufacturing method
KR20130128841A (en) 2012-05-18 2013-11-27 삼성전자주식회사 Semiconductor light emitting device having a multi-cell array and manufacturing method for the same, light emitting module and illumination apparatus
CN103426895A (en) * 2012-05-25 2013-12-04 华夏光股份有限公司 Light-emitting diode array and forming method thereof
US9356212B2 (en) 2012-12-21 2016-05-31 Seoul Viosys Co., Ltd. Light emitting diode and method of fabricating the same
US9093627B2 (en) 2012-12-21 2015-07-28 Seoul Viosys Co., Ltd. Light emitting diode and method of fabricating the same
CN103078027A (en) * 2013-01-31 2013-05-01 武汉迪源光电科技有限公司 Light emitting diode with current barrier layer
KR20140130618A (en) * 2013-05-01 2014-11-11 서울바이오시스 주식회사 Led module with a light emitting diode attached via solder paste and light emitting diode
DE102014011893B4 (en) * 2013-08-16 2020-10-01 Seoul Viosys Co., Ltd. light emitting diode
KR20150101783A (en) 2014-02-27 2015-09-04 서울바이오시스 주식회사 Light emitting diode and method of fabricating the same
KR102179953B1 (en) * 2014-06-18 2020-11-18 엑스-셀레프린트 리미티드 Micro assembled led displays
KR102282141B1 (en) * 2014-09-02 2021-07-28 삼성전자주식회사 Semiconductor light emitting device
JP5893699B1 (en) * 2014-09-25 2016-03-23 泰谷光電科技股▲ふん▼有限公司 Light-emitting diode transparent conductive layer configuration
US11085591B2 (en) 2014-09-28 2021-08-10 Zhejiang Super Lighting Electric Appliance Co., Ltd LED light bulb with curved filament
US12007077B2 (en) 2014-09-28 2024-06-11 Zhejiang Super Lighting Electric Appliance Co., Ltd. LED filament and LED light bulb
US11543083B2 (en) 2014-09-28 2023-01-03 Zhejiang Super Lighting Electric Appliance Co., Ltd LED filament and LED light bulb
US11525547B2 (en) 2014-09-28 2022-12-13 Zhejiang Super Lighting Electric Appliance Co., Ltd LED light bulb with curved filament
US11997768B2 (en) 2014-09-28 2024-05-28 Zhejiang Super Lighting Electric Appliance Co., Ltd LED filament and LED light bulb
US11421827B2 (en) 2015-06-19 2022-08-23 Zhejiang Super Lighting Electric Appliance Co., Ltd LED filament and LED light bulb
US11073248B2 (en) 2014-09-28 2021-07-27 Zhejiang Super Lighting Electric Appliance Co., Ltd. LED bulb lamp
US11686436B2 (en) 2014-09-28 2023-06-27 Zhejiang Super Lighting Electric Appliance Co., Ltd LED filament and light bulb using LED filament
JP6365263B2 (en) * 2014-11-21 2018-08-01 日亜化学工業株式会社 Manufacturing method of semiconductor light emitting device
JP6652069B2 (en) * 2015-02-03 2020-02-19 ソニー株式会社 Light emitting diode
CN104952995B (en) * 2015-05-05 2017-08-25 湘能华磊光电股份有限公司 A kind of inverted structure of III light emitting semiconductor device
CN209729940U (en) * 2015-05-13 2019-12-03 首尔伟傲世有限公司 light-emitting element
CN105070799B (en) * 2015-09-01 2017-05-24 湘能华磊光电股份有限公司 An LED chip manufacture method
JP6637703B2 (en) * 2015-09-10 2020-01-29 アルパッド株式会社 Semiconductor light emitting device
CN205944139U (en) 2016-03-30 2017-02-08 首尔伟傲世有限公司 Ultraviolet ray light -emitting diode spare and contain this emitting diode module
KR102550007B1 (en) * 2016-11-30 2023-07-03 서울바이오시스 주식회사 Light emitting diode having plurality of light emitting cells
US12322732B2 (en) 2017-02-09 2025-06-03 Vuereal Inc. Circuit and system integration onto a microdevice substrate
CN107768490B (en) * 2017-10-26 2020-07-10 江苏新广联半导体有限公司 Preparation method for optimizing performance of GaN-based L ED chip
CN107731864B (en) * 2017-11-20 2020-06-12 开发晶照明（厦门）有限公司 Micro light emitting diode display and method of manufacture
KR102543183B1 (en) 2018-01-26 2023-06-14 삼성전자주식회사 Semiconductor light emitting device
US10982048B2 (en) 2018-04-17 2021-04-20 Jiaxing Super Lighting Electric Appliance Co., Ltd Organosilicon-modified polyimide resin composition and use thereof
WO2020044991A1 (en) * 2018-08-28 2020-03-05 ソニーセミコンダクタソリューションズ株式会社 Light emitting element and electronic device
DE102019120444B4 (en) * 2019-07-29 2025-02-13 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung RADIATION-EMITTING SEMICONDUCTOR CHIP AND METHOD FOR PRODUCING A RADIATION-EMITTING SEMICONDUCTOR CHIP
US11848402B2 (en) * 2020-03-11 2023-12-19 Lumileds Llc Light emitting diode devices with multilayer composite film including current spreading layer
US12364073B2 (en) 2020-06-08 2025-07-15 Seoul Viosys Co., Ltd. Unit pixel having light emitting device and displaying apparatus
EP4141972A4 (en) * 2020-06-08 2024-05-01 Seoul Viosys Co., Ltd UNIT PIXEL WITH LIGHT-EMITTING DEVICES AND DISPLAY DEVICE
US12272721B2 (en) 2021-02-25 2025-04-08 Asahi Kasei Microdevices Corporation Optical element and optical concentration measuring apparatus
CN114050214B (en) * 2021-08-26 2023-11-03 重庆康佳光电科技有限公司 Chip preparation method
TWI887662B (en) * 2022-06-01 2025-06-21 美商科銳Ｌｅｄ公司 Contact structures in light-emitting diode chips for reduced voiding of bonding metals

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09283801A (en) * 1996-04-10 1997-10-31 Nippon Sheet Glass Co Ltd Surface emitting thyristor and self-scanning light emitting device
KR20010088929A (en) * 2001-08-08 2001-09-29 유태경 AlGaInN LED device and their fabrication method
KR20050014343A (en) * 2003-07-30 2005-02-07 에피밸리 주식회사 Semiconductor Light Emitting Device

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19640003B4 (en) 1996-09-27 2005-07-07 Siemens Ag Semiconductor device and method for its production
JP3878715B2 (en) * 1997-05-19 2007-02-07 シャープ株式会社 Light emitting element
JP3505374B2 (en) 1997-11-14 2004-03-08 三洋電機株式会社 Light emitting components
JPH11312824A (en) 1998-04-27 1999-11-09 Kyocera Corp Semiconductor light emitting device
US6653216B1 (en) * 1998-06-08 2003-11-25 Casio Computer Co., Ltd. Transparent electrode forming apparatus and method of fabricating active matrix substrate
CA2343105C (en) 1998-09-10 2004-09-28 Rohm Co., Ltd. Semiconductor light-emitting device and method for manufacturing the same
JP3335974B2 (en) 2000-01-24 2002-10-21 星和電機株式会社 Gallium nitride based semiconductor light emitting device and method of manufacturing the same
JP2001257380A (en) * 2000-03-13 2001-09-21 Hitachi Cable Ltd Light emitting diode array and method of manufacturing the same
JP2002026384A (en) 2000-07-05 2002-01-25 Nichia Chem Ind Ltd Integrated nitride semiconductor light emitting device
US6420736B1 (en) 2000-07-26 2002-07-16 Axt, Inc. Window for gallium nitride light emitting diode
US6459098B1 (en) 2000-07-26 2002-10-01 Axt, Inc. Window for light emitting diode
US6547249B2 (en) * 2001-03-29 2003-04-15 Lumileds Lighting U.S., Llc Monolithic series/parallel led arrays formed on highly resistive substrates
JP3824497B2 (en) * 2001-04-18 2006-09-20 株式会社沖データ Light emitting element array
JP2002353506A (en) * 2001-05-23 2002-12-06 Sharp Corp Semiconductor light emitting device and method of manufacturing the same
JP2002368273A (en) * 2001-06-07 2002-12-20 Hitachi Cable Ltd Semiconductor light emitting device
US7067916B2 (en) 2001-06-20 2006-06-27 International Business Machines Corporation Extension of fatigue life for C4 solder ball to chip connection
US7095050B2 (en) * 2002-02-28 2006-08-22 Midwest Research Institute Voltage-matched, monolithic, multi-band-gap devices
US6683334B2 (en) * 2002-03-12 2004-01-27 Microsemi Corporation Compound semiconductor protection device for low voltage and high speed data lines
US6635902B1 (en) 2002-05-24 2003-10-21 Para Light Electronics Co., Ltd. Serial connection structure of light emitting diode chip
TWI249148B (en) 2004-04-13 2006-02-11 Epistar Corp Light-emitting device array having binding layer
CN100358163C (en) 2002-08-01 2007-12-26 日亚化学工业株式会社 Semiconductor light emitting element, manufacturing method thereof, and light emitting device using same
JP4309106B2 (en) * 2002-08-21 2009-08-05 士郎 酒井 InGaN-based compound semiconductor light emitting device manufacturing method
US7417259B2 (en) 2002-08-29 2008-08-26 Seoul Semiconductor Co., Ltd. Light-emitting device having light-emitting elements
US6957899B2 (en) 2002-10-24 2005-10-25 Hongxing Jiang Light emitting diodes for high AC voltage operation and general lighting
US7213942B2 (en) 2002-10-24 2007-05-08 Ac Led Lighting, L.L.C. Light emitting diodes for high AC voltage operation and general lighting
JP2004172189A (en) * 2002-11-18 2004-06-17 Shiro Sakai Nitride semiconductor device and its manufacturing method
JP2004186544A (en) 2002-12-05 2004-07-02 Hitachi Cable Ltd Semiconductor light emitting device
TWI220798B (en) 2003-03-07 2004-09-01 Hitachi Cable Light-emitting diode array
JP2004304161A (en) 2003-03-14 2004-10-28 Sony Corp Light emitting element, light emitting device, image display device, method of manufacturing light emitting device, and method of manufacturing image display device
JP2004311477A (en) * 2003-04-02 2004-11-04 Sony Corp Method for manufacturing semiconductor device
JPWO2005008792A1 (en) 2003-07-18 2006-11-09 三洋電機株式会社 Light emitting diode
JP2005064104A (en) 2003-08-08 2005-03-10 Hitachi Cable Ltd Light emitting diode array
JP4160881B2 (en) * 2003-08-28 2008-10-08 松下電器産業株式会社 Semiconductor light emitting device, light emitting module, lighting device, and method for manufacturing semiconductor light emitting device
JP2004104097A (en) * 2003-08-29 2004-04-02 Sumitomo Chem Co Ltd A method for recovering from etching damage of a Group 3-5 compound semiconductor.
JP4729884B2 (en) * 2003-09-08 2011-07-20 東京エレクトロン株式会社 Plasma etching method
JP2004048067A (en) * 2003-10-14 2004-02-12 Sanyo Electric Co Ltd Light emitting component and method for manufacturing the same
JP3767863B2 (en) * 2003-12-18 2006-04-19 ローム株式会社 Semiconductor light emitting device and manufacturing method thereof
JP4868709B2 (en) 2004-03-09 2012-02-01 三洋電機株式会社 Light emitting element
US7285801B2 (en) 2004-04-02 2007-10-23 Lumination, Llc LED with series-connected monolithically integrated mesas
TW200501464A (en) 2004-08-31 2005-01-01 Ind Tech Res Inst LED chip structure with AC loop
JP3904571B2 (en) 2004-09-02 2007-04-11 ローム株式会社 Semiconductor light emitting device
US7221044B2 (en) 2005-01-21 2007-05-22 Ac Led Lighting, L.L.C. Heterogeneous integrated high voltage DC/AC light emitter
US7525248B1 (en) 2005-01-26 2009-04-28 Ac Led Lighting, L.L.C. Light emitting diode lamp
US7535028B2 (en) 2005-02-03 2009-05-19 Ac Led Lighting, L.Lc. Micro-LED based high voltage AC/DC indicator lamp
US7474681B2 (en) 2005-05-13 2009-01-06 Industrial Technology Research Institute Alternating current light-emitting device
US7265374B2 (en) * 2005-06-10 2007-09-04 Arima Computer Corporation Light emitting semiconductor device
JP2008544540A (en) 2005-06-22 2008-12-04 ソウル オプト デバイス カンパニー リミテッド Light emitting device and manufacturing method thereof
TWI291246B (en) 2005-10-20 2007-12-11 Epistar Corp Light emitting device and method of forming the same
WO2007081092A1 (en) 2006-01-09 2007-07-19 Seoul Opto Device Co., Ltd. Del à couche d'ito et son procédé de fabrication
JP2010521807A (en) 2007-03-13 2010-06-24 ソウル オプト デバイス カンパニー リミテッド AC drive type light emitting diode
KR100974923B1 (en) 2007-03-19 2010-08-10 서울옵토디바이스주식회사 Light emitting diode
KR100838197B1 (en) 2007-08-10 2008-06-16 서울옵토디바이스주식회사 Light Emitting Diodes with Improved Current Dissipation Performance

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09283801A (en) * 1996-04-10 1997-10-31 Nippon Sheet Glass Co Ltd Surface emitting thyristor and self-scanning light emitting device
KR20010088929A (en) * 2001-08-08 2001-09-29 유태경 AlGaInN LED device and their fabrication method
KR20050014343A (en) * 2003-07-30 2005-02-07 에피밸리 주식회사 Semiconductor Light Emitting Device

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8269228B2 (en) * 2007-09-27 2012-09-18 Seoul Opto Device Co., Ltd. AC light emitting diode
JP2009111342A (en) * 2007-10-29 2009-05-21 Seoul Opto Devices Co Ltd Light emitting diode
WO2009152790A1 (en) * 2008-06-18 2009-12-23 Osram Opto Semiconductors Gmbh Radiation-emitting component and method for producing a radiation-emitting component
JP2012507134A (en) * 2008-09-11 2012-03-22 ブリッジラックス・インク Segmented LEDs connected in series
USRE46155E1 (en) * 2008-09-11 2016-09-20 Kabushiki Kaisha Toshiba Series connected segmented LED
JP2013232677A (en) * 2008-09-11 2013-11-14 Toshiba Techno Center Inc Light source and light source manufacturing method
US8399890B2 (en) 2008-10-17 2013-03-19 Lg Innotek Co., Ltd. Semiconductor light emitting device and light emitting apparatus having thereof
EP2311107A4 (en) * 2008-10-17 2011-11-09 Lg Innotek Co Ltd SEMICONDUCTOR ELECTROLUMINESCENT DEVICE AND METHOD FOR MANUFACTURING THE SAME
US7709849B1 (en) 2008-12-17 2010-05-04 Seoul Semiconductor Co., Ltd. Light emitting diode having plurality of light emitting cells and method of fabricating the same
US7846755B2 (en) 2008-12-17 2010-12-07 Seoul Semiconductor Co., Ltd. Light emitting diode having plurality of light emitting cells and method of fabricating the same
EP2200085A1 (en) * 2008-12-17 2010-06-23 Seoul Semiconductor Co., Ltd. Light emitting diode having plurality of light emitting cells and method of fabricating the same
EP2200086A1 (en) 2008-12-17 2010-06-23 Seoul Semiconductor Co., Ltd. Light emitting diode having a plurality of light emitting cells and method of fabricating the same
US20100308339A1 (en) * 2009-05-14 2010-12-09 Sung Min Hwang Light emitting device, light emitting device package and lighting system including the same
EP3190634A1 (en) * 2009-11-13 2017-07-12 Seoul Viosys Co., Ltd. Light emitting diode chip having distributed bragg reflector
US10128306B2 (en) 2009-11-13 2018-11-13 Seoul Viosys Co., Ltd. Light emitting diode chip having distributed bragg reflector and method of fabricating the same
US10141480B2 (en) 2009-11-13 2018-11-27 Seoul Viosys Co., Ltd. Light emitting diode chip having distributed Bragg reflector and method of fabricating the same
JP2015222826A (en) * 2010-07-22 2015-12-10 ソウル バイオシス カンパニー リミテッドＳｅｏｕｌ Ｖｉｏｓｙｓ Ｃｏ．，Ｌｔｄ． Light-emitting diode
US9349920B2 (en) 2011-12-26 2016-05-24 Lg Innotek Co., Ltd. Light emitting device
EP2610928A3 (en) * 2011-12-26 2015-04-22 LG Innotek Co., Ltd. Light emitting device
US10128412B2 (en) 2011-12-26 2018-11-13 Lg Innotek Co., Ltd. Light emitting device
US20210265547A1 (en) 2017-03-23 2021-08-26 Seoul Semiconductor Co., Ltd. Display device and manufacturing method thereof
US11728465B2 (en) 2017-03-23 2023-08-15 Seoul Semiconductor Co., Ltd. Display device including a light emitting diode chip

Also Published As

Publication number Publication date
JP4523670B2 (en) 2010-08-11
JP2010045419A (en) 2010-02-25
US20100148190A1 (en) 2010-06-17
JP4861437B2 (en) 2012-01-25
US7700960B2 (en) 2010-04-20
TW200733432A (en) 2007-09-01
US20100032694A1 (en) 2010-02-11
DE112006002927B4 (en) 2010-06-02
JP2011187998A (en) 2011-09-22
DE112006002927T5 (en) 2008-11-20
TWI322519B (en) 2010-03-21
JP2009522803A (en) 2009-06-11
CN101820043A (en) 2010-09-01
US7998761B2 (en) 2011-08-16

Similar Documents

Publication Publication Date Title
US7700960B2 (en) Light emitting diode with ITO layer and method for fabricating the same
CN100580963C (en) Light emitting diode with indium tin oxide layer and manufacturing method thereof
KR101017394B1 (en) Light emitting device and method of manufacturing the same
EP2455970B1 (en) Light emitting device
US8592839B2 (en) Vertical light-emitting devices having patterned emitting unit and methods of manufacturing the same
KR101525076B1 (en) Fabricating method of light emitting element
KR101115535B1 (en) Light emitting diode with a metal reflection layer expanded and method for manufacturing the same
KR101537330B1 (en) Method of manufacturing nitride semiconductor light emitting device
US10103305B2 (en) High efficiency light emitting device
CN101375421A (en) Semiconductor light emitting device and manufacturing method thereof
CN115172561A (en) Light emitting diode and method for manufacturing the same
US10937938B2 (en) Light emitting device
KR20100086424A (en) Light-emitting element
KR20100035846A (en) Light emitting device and method for fabricating the same
KR20140121608A (en) Reflective Electrode of LED, LED Chip Having the Same, and Method of Fabricating Those
KR20140028803A (en) Light emitting diode having reflecting dielectric layer for flip bonding and method for fabricating the same
KR101106139B1 (en) Flip bonded light emitting diode having an extended metal reflective layer and a method of manufacturing the same
CN105489742A (en) LED flip chip and preparation method thereof
US20130221398A1 (en) Semiconductor light emitting device and fabrication method thereof
US9048348B2 (en) Method of separating substrate and method of fabricating semiconductor device using the same
KR20110085726A (en) Semiconductor light emitting device and method for manufacturing same
KR101316119B1 (en) Light emitting diode and method for fabricating the same
KR100758542B1 (en) Light emitting diode for alternating current having ITO layer and manufacturing method thereof
KR101772815B1 (en) The High Efficiency Ga-polar Vertical Light Emitting Diode and The Fabrication Method Of The Same
CN115394887B (en) Light-emitting element and manufacturing method thereof

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680041760.0

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 12088902

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2008549410

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1120060029274

Country of ref document: DE

RET De translation (de og part 6b)

Ref document number: 112006002927

Country of ref document: DE

Date of ref document: 20081120

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06824058

Country of ref document: EP

Kind code of ref document: A1

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607