[go: up one dir, main page]

US20100059823A1 - Resistive device for high-k metal gate technology and method of making - Google Patents

Resistive device for high-k metal gate technology and method of making Download PDF

Info

Publication number
US20100059823A1
US20100059823A1 US12/432,926 US43292609A US2010059823A1 US 20100059823 A1 US20100059823 A1 US 20100059823A1 US 43292609 A US43292609 A US 43292609A US 2010059823 A1 US2010059823 A1 US 2010059823A1
Authority
US
United States
Prior art keywords
semiconductor device
substrate
layer
isolation structure
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/432,926
Other languages
English (en)
Inventor
Sheng-Chen Chung
Kong-Beng Thei
Harry Chuang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US12/432,926 priority Critical patent/US20100059823A1/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHUANG, HARRY, CHUNG, SHENG-CHEN, THEI, KONG-BENG
Priority to TW098127357A priority patent/TWI433265B/zh
Priority to CN2009101673440A priority patent/CN101673738B/zh
Publication of US20100059823A1 publication Critical patent/US20100059823A1/en
Priority to US13/216,034 priority patent/US8334572B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H10W20/493—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • H10D84/817—Combinations of field-effect devices and resistors only

Definitions

  • the present disclosure relates generally to semiconductor technology, and more particularly, to resistive devices for high-k metal gate technology and method of making the same.
  • Polysilicon resistors have been widely used in conventional integrated circuit design, including for RC oscillators, current limitation resistance, ESD protect, RF post drivers, on-chip termination, impedance matching, etc.
  • the polysilicon resistor typically includes a silicide region, which exhibits lower than desirable resistivity, and accordingly requires higher than desirable area overhead.
  • a single crystalline silicon resistor e.g., a resistor formed in a semiconductor substrate
  • the single crystalline silicon resistor fails to provide precise impedance matching and capacitance for analog circuits, such as radio frequency and mixed-mode circuits.
  • eFuses Polysilicon electronic fuses
  • the eFuse exhibits lower than desirable resistivity due to a metal gate formed under and a silicide region formed over the polysilicon layer, and thus it may be difficult to burn-out the eFuse.
  • Contact, via, and copper metal have been proposed to resolve this issue, however, such proposals fail to address programming voltage issues.
  • FIG. 1 is a flowchart of a method for fabricating a semiconductor device having a resistive structure disposed within an isolation structure according to various aspects of the present disclosure
  • FIGS. 2A to 2F are cross-sectional views of a semiconductor device at various stages of fabrication according to the method of FIG. 1 ;
  • FIG. 3 is a flowchart of a method for fabricating a semiconductor device having a metal gate eFuse disposed on an isolation structure according to various aspects of the present disclosure
  • FIGS. 4A to 4E are cross-sectional views of a semiconductor device at various stages of fabrication according to the method of FIG. 3 ;
  • FIG. 5 is a top view of an eFuse structure that may be implemented in the semiconductor device of FIG. 4 .
  • the present disclosure relates generally to the field of semiconductor integrated circuits. It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • first and second features are formed in direct contact
  • additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.
  • FIG. 1 illustrated is a flowchart of a method 100 for fabricating a semiconductor device according to various aspects of the present disclosure.
  • FIGS. 2A to 2F illustrated are cross-sectional views of a semiconductor device 200 at various stages of fabrication according to the method 100 of FIG. 1 .
  • part of the method 100 may be implemented with a CMOS process flow. Accordingly, it is understood that additional processes may be provided before, during, and after the method 100 , and that some other processes may only be briefly described herein.
  • FIGS. 2A to 2F may be simplified for a better understanding of the inventive concepts of the present disclosure.
  • the substrate 202 may include a semiconductor wafer such as a silicon wafer.
  • the substrate 202 may include other elementary semiconductors such as germanium.
  • the substrate 202 may also include a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, and indium phosphide.
  • the substrate 202 may include an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, and gallium indium phosphide.
  • the substrate 202 includes an epitaxial layer (epi layer) overlying a bulk semiconductor.
  • the substrate 202 may include a semiconductor-on-insulator (SOI) structure.
  • the substrate 202 may include a buried oxide (BOX) layer formed by a process such as separation by implanted oxygen (SIMOX).
  • the substrate 202 may include a buried layer such as an N-type buried layer (NBL), a P-type buried layer (PBL), and/or a buried dielectric layer including a buried oxide (BOX) layer.
  • the method 100 continues with block 120 in which an isolation structure may be formed in the substrate for isolating a first region and second region of the substrate.
  • the isolation structure 204 such as a shallow trench isolation (STI) or local oxidation of silicon (LOCOS) including the isolation feature may be formed in the substrate 202 to define and electrically isolate various active regions 206 , 208 .
  • STI shallow trench isolation
  • LOC local oxidation of silicon
  • the isolation structure 204 may be formed by a series of processes such as growing a pad oxide, forming a low pressure chemical vapor deposition (LPCVD) nitride layer 210 , patterning an opening using a photoresist and masking, etching a trench in the substrate 202 , optionally growing a thermal oxide trench liner to improve the trench interface, filling the trench with CVD oxide, and performing a chemical mechanical polishing (CMP) to etch back and planarize the isolation structure 204 .
  • LPCVD low pressure chemical vapor deposition
  • CMP chemical mechanical polishing
  • a resistive structure may be formed within the isolation structure.
  • a photoresist layer 212 may be formed over the substrate 202 and may be patterned with an opening 214 by a photolithography, immersion lithography, ion-beam writing, or other suitable technique.
  • the opening 214 may include various shapes such as a line, rectangle, dog bone, polygon, or other suitable shape.
  • a portion of the isolation structure 204 that is exposed by the opening 214 may be etched to form a trench 216 by a dry etch process, wet etch process, or a combination dry and wet etch process.
  • the trench 216 may include a depth that is precisely controlled by the etch process to tune a resistance value for a resistor device. For example, the trench depth may be controlled by varying an oxide dip time for the etch process having a known etch rate.
  • a polysilicon layer 220 may be deposited over the nitride layer 210 and may fill in the trench 216 within the isolation structure 204 .
  • the polysilicon layer 220 may be deposited by CVD or other suitable deposition process.
  • a CMP process may be performed to etch back the polysilicon layer 220 and may stop at the nitride layer 210 .
  • a polysilicon resistor device 230 may be formed within the isolation structure 204 .
  • the polysilicon resistor device 230 may include a pure polysilicon which may be subsequently doped by a doping process (e.g., formation of lightly doped drain (LDD) regions or source/drain (S/D) regions discussed below).
  • the polysilicon resistor device 230 may optionally be doped by depositing a doped polysilicon material in the trench 216 instead of depositing pure polysilicon subsequently doping the pure polysilicon.
  • the nitride layer 210 may be removed by a nitride stripping process as is known in the art.
  • a device having a high-k dielectric and metal gate may be formed in the first region or second region.
  • a P-type metal-oxide-semiconductor (PMOS) device may be formed in the active region 206 and an N-type MOS (NMOS) device may be formed in the active region 208 .
  • the PMOS and NMOS devices may be formed by performing a CMOS process flow including a replacement poly gate process (or gate “last” process).
  • a dummy poly gate structure may be initially formed and the semiconductor device 200 may continue with the CMOS process flow to form various features (e.g., LDD regions, sidewall spacers, S/D regions, resist protective oxide (RPO), silicide features, contact etch stop layer (CESL), etc.) until deposition of an interlayer dielectric (ILD layer) by a high density plasma (HDP) deposition process or other suitable technique.
  • a CMP process may be performed on the ILD layer to expose the dummy poly gate structure.
  • the dummy poly gate may then be removed by an etch back or other suitable process thereby forming a trench.
  • the trench may be filled with one or more metal layers, and a metal CMP process may then be performed to etch back and planarize the gate structure. Accordingly, the dummy poly gate structure may be replaced with a metal gate structure. Thereafter, the semiconductor device 200 may undergo further processing to form contacts/vias and interconnect features such as metal layers and interlayer dielectric to electrically couple the PMOS devices, NMOS devices, resistor devices, and other microelectronic devices (not shown) to form an integrated circuit.
  • contacts/vias and interconnect features such as metal layers and interlayer dielectric to electrically couple the PMOS devices, NMOS devices, resistor devices, and other microelectronic devices (not shown) to form an integrated circuit.
  • the various features of the semiconductor device 200 including the PMOS and NMOS devices are briefly discussed below.
  • the gate structure may be formed on the substrate 202 , including a gate dielectric 234 and metal gate 236 .
  • the gate dielectric 234 may include a high-k dielectric material such as metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, or combinations thereof.
  • hafnium oxide hafnium silicon oxide (HfSiO), hafnium silicon oxynitride (HfSiON), hafnium tantalum oxide (HfTaO), hafnium titanium oxide (HfTiO), hafnium zirconium oxide (HfZrO), and combinations thereof.
  • the gate dielectric 234 may have a multilayer structure such as one layer of silicon oxide (e.g., interfacial layer) and another layer of high-k material.
  • the gate dielectric 234 layer may have a thickness ranging from about 10 to about 30 angstroms (A).
  • the gate dielectric may be formed using chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), thermal oxide, other suitable processes, or combinations thereof.
  • the metal gate 236 may be configured to be coupled to metal interconnects and may be disposed overlying the gate dielectric 234 .
  • the metal gate 236 may include TiN, TaN, TaC, CoSi, ZrSi 2 , MoSi 2 , TaSi 2 , NiSi 2 , WN, TiAl, TiNAl, Al, other suitable conductive materials, or combinations thereof.
  • the metal gate 236 may be formed by CVD, PVD, plating, or other suitable processes, and may be followed by a metal CMP process to planarize the gate structure.
  • the metal gate 236 may have a multilayer structure and may be formed in a multiple-step process. In some other embodiments, a capping layer such as lanthanum oxide or aluminum oxide may be formed on the high-k dielectric or under the high-k dielectric for tuning an effective work function of the metal gate for properly performing as a PMOS or NMOS device.
  • the gate structure may be formed using a process including photolithography patterning and etching.
  • One exemplary method for patterning the gate dielectric and dummy poly gate structure is described below.
  • a layer of photoresist is formed on the polysilicon layer by a suitable process, such as spin-on coating, and then patterned to form a patterned photoresist feature by a proper lithography patterning method.
  • the pattern of the photoresist can then be transferred by a dry etching process to the underlying polysilicon layer and the gate dielectric in a plurality of processing steps and various proper sequences.
  • the photoresist layer may be stripped thereafter.
  • a hard mask layer may be used and formed on the polysilicon layer.
  • the patterned photoresist layer is formed on the hard mask layer.
  • the pattern of the photoresist layer is transferred to the hard mask layer and then transferred to the polysilicon layer to form the dummy poly gate.
  • the hard mask layer may include silicon nitride, silicon oxynitride, silicon carbide, and/or other suitable dielectric materials, and may be formed using a method such as CVD or PVD.
  • LDD regions Lightly doped source/drain regions may be formed in the semiconductor substrate 202 after the gate patterning or etching process discussed above.
  • the LDD regions may be a doped P-type (e.g., boron or BF 2 ) and/or doped N-type (e.g., phosphorous or arsenic) by an ion implantation process and may include various doping profiles for the PMOS device 206 and NMOS device 208 as is known in the art.
  • the polysilicon resistor device 230 may be doped during this process.
  • Sidewall spacers 240 may be formed on both sidewalls of the gate structure.
  • the sidewall spacers 240 may include a dielectric material such as silicon oxide.
  • the sidewall spacers 240 may optionally include silicon nitride, silicon carbide, silicon oxynitride, or combinations thereof.
  • the sidewall spacers 240 may have a multilayer structure.
  • the sidewall spacers 240 may be formed by a deposition and etching (anisotropic etching technique) as is known in the art.
  • Source/drain (S/D) regions of a P-type may be formed in the PMOS device 206 and S/D regions of an N-type may be formed in the NMOS device 208 .
  • the S/D regions may be positioned on both sides of the gate structure and interposed thereby.
  • the S/D regions may be formed directly on the semiconductor substrate 202 , in a P-well structure, in a N-well structure, in a dual-well structure, or using a raised structure.
  • the S/D regions may comprise various doping profiles and may be formed by a plurality of ion implantation processes.
  • a rapid thermal process (RTP) may be performed to activate the doped regions.
  • the polysilicon resistor device 230 may optionally be doped during this process.
  • a resist protective oxide may be formed over some or all of the polysilicon resistor device 230 and may function as a silicide blocking layer during a subsequent silicidation process. Accordingly, the polysilicon resistor device 230 may not include a silicide region that exhibits lower than desirable resistance.
  • the semiconductor device 200 may further include forming various contacts and metal features on the substrate 202 . Silicide features may be formed by silicidation such as self-aligned silicide (salicide) in which a metal material is formed next to a Si structure, then the temperature is raised to anneal and cause a reaction between underlying silicon and the metal to form a silicide, and the un-reacted metal is etched away.
  • the salicide material may be self-aligned to be formed on various features such as the S/D regions or other doped regions to reduce contact resistance.
  • a plurality of patterned dielectric layers and conductive layers are formed on the substrate 202 to form multilayer interconnects configured to couple the PMOS and NMOS devices (e.g., P-type and N-type doped regions, such as the S/D regions, contact region, the metal gate), the polysilicon resistor devices, and other microelectronic devices (not shown) of an integrated circuit.
  • an interlayer dielectric (ILD) and a multilayer interconnect (MLI) structure are formed.
  • the MIL structure includes contacts, vias and metal lines formed on the substrate.
  • the MIL structure may include conductive materials such as aluminum, aluminum/silicon/copper alloy, titanium, titanium nitride, tungsten, polysilicon, metal silicide, or combinations thereof, being referred to as aluminum interconnects.
  • Aluminum interconnects may be formed by a process including physical vapor deposition (or sputtering), CVD, or combinations thereof. Other manufacturing techniques to form the aluminum interconnect may include photolithography processing and etching to pattern the conductive materials for vertical connection (via and contact) and horizontal connection (conductive line). Alternatively, a copper multilayer interconnect may be used to form the metal patterns.
  • the copper interconnect structure may include copper, copper alloy, titanium, titanium nitride, tantalum, tantalum nitride, tungsten, polysilicon, metal silicide, or combinations thereof.
  • the copper interconnect may be formed by a technique including CVD, sputtering, plating, or other suitable processes.
  • the ILD material includes silicon oxide.
  • the ILD includes a material having a low dielectric constant.
  • the dielectric layer includes silicon dioxide, silicon nitride, silicon oxynitride, polyimide, spin-on glass (SOG), fluoride-doped silicate glass (FSG), carbon doped silicon oxide, Black Diamond® (Applied Materials of Santa Clara, Calif.), Xerogel, Aerogel, amorphous fluorinated carbon, Parylene, BCB (bis-benzocyclobutenes), SiLK (Dow Chemical, Midland, Mich.), polyimide, and/or other suitable materials.
  • the dielectric layer may be formed by a technique including spin-on, CVD, or other suitable processes.
  • MLI and ILD structures may be formed in an integrated process such as a damascene process.
  • a metal such as copper is used as conductive material for interconnection.
  • Another metal or metal alloy may be additionally or alternatively used for various conductive features.
  • silicon oxide, fluorinated silica glass, or low dielectric constant (k) materials can be used for ILD.
  • k dielectric constant
  • a trench is formed in a dielectric layer, and copper is filled in the trench.
  • a chemical mechanical polishing (CMP) technique is implemented afterward to etch back and planarize the substrate surface.
  • FIG. 3 illustrated is a flowchart of a method 300 for fabricating a semiconductor device having a metal gate eFuse according to various aspects of the present disclosure.
  • FIGS. 4A to 4E illustrated are cross-sectional views of a semiconductor device 400 at various stages of fabrication according to the method 300 of FIG. 3 .
  • the semiconductor device 400 may be fabricated in a gate “last” process and may be integrated with the fabrication of the semiconductor device 200 of FIG. 2 . Accordingly, similar features in FIGS. 2 and 4 are number the same for the sake of simplicity and clarity.
  • the semiconductor device 400 may be fabricated with the same processes discussed above for fabricating the semiconductor device 200 .
  • the method 300 begins with block 310 in which a semiconductor substrate may be provided.
  • the semiconductor device 400 may include a semiconductor substrate 202 .
  • a plurality of isolation structures such as STI 204 may be formed in the substrate 202 for isolation one or more devices.
  • the STI 204 may be used to isolate a MOS device 402 (similar to the PMOS device 206 and NMOS device 208 of FIG. 2 ).
  • an eFuse device 404 may be formed on the STI 204 .
  • the method 300 continues with block 320 in which a transistor having a dummy gate may be formed in a first region and a fuse having a dummy fuse may be formed in a second region.
  • the MOS device 402 and eFuse 404 may be formed in a gate “last” process in which a dummy poly gate 410 may be formed for the MOS device 402 and a dummy fuse 412 may be formed for the eFuse device 404 .
  • the dummy poly gate 410 and dummy fuse 412 may be formed by depositing various materials layers and patterning the various layers to form a gate structure for the MOS 402 device and a fuse structure for the eFuse device 404 .
  • a gate dielectric layer 234 may be formed over the substrate 202 .
  • the gate dielectric layer 234 may include an interfacial oxide layer and high-k dielectric layer.
  • the gate dielectric 234 layer may have a thickness ranging from about 10 to about 30 angstroms (A).
  • the semiconductor device 400 may further include a capping layer such as lanthanum oxide or aluminum oxide for tuning a work function of a metal layer for properly performing as an NMOS or PMOS device.
  • a metal barrier layer 416 may be formed over the gate dielectric layer 234 .
  • the metal barrier layer 416 may function as a barrier and prevent Fermi level pinning between the high-k dielectric layer and a subsequently deposited polysilicon layer.
  • the metal barrier layer 416 may include TiN having a thickness ranging from about 10 to about 200 angstrom (A).
  • the metal barrier layer 416 may be formed by various deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD or sputtering), plating, or other suitable technique.
  • a polysilicon layer may be formed on the metal barrier layer 416 by CVD or other suitable technique.
  • the polysilicon layer may include a thickness ranging from about 400 to about 800 angstrom (A).
  • the polysilicon layer may be patterned to form the dummy poly gate 410 of the MOS device 402 and the dummy fuse 412 of the eFuse device 404 .
  • the gate structure of the MOS device 402 and the fuse structure of the eFuse device 404 may be formed by a process including photolithography patterning and etching.
  • a hard mask layer 420 may be used and formed on the polysilicon layer.
  • a patterned photoresist layer is formed on the hard mask layer.
  • the pattern of the photoresist layer is transferred to the hard mask layer and then transferred to the polysilicon layer to form the dummy poly gate 410 and dummy fuse 412 .
  • the hard mask layer 420 may include silicon nitride, silicon oxynitride, silicon carbide, and/or other suitable dielectric materials, and may be formed using a method such as CVD or PVD.
  • the semiconductor device 400 may undergo CMOS process flow to form various features such as lightly doped drain (LDD) regions 425 , sidewall spacers 240 , source/drain regions 430 and silicide regions 432 .
  • a stressed layer may be formed over the MOS device 402 and eFuse device 404 .
  • a contact etch stop layer (CESL) 440 may be formed and may include silicon nitride, silicon oxynitride, and/or other suitable materials.
  • a dielectric layer such as an inter-layer (or level) dielectric (ILD) layer 450 may be formed over the CESL 440 by CVD, high density plasma CVD (HDP-CVD), spin-on, PVD (or sputtering), or other suitable methods.
  • the ILD layer 450 may include silicon oxide or a low k material.
  • the method 300 continues with block 330 in which the dummy gate of the transistor may be removed thereby forming a first trench and the dummy fuse of the fuse may be removed thereby forming a second trench.
  • a CMP process 455 may be performed on the ILD layer 450 to expose the dummy poly gate 410 and the dummy fuse 412 .
  • the CMP process 455 may stop at the hard mask layer 420 and continue with an over-polishing to remove the hard mask layer 420 .
  • an etch back process, dry etch, wet etch, or other suitable process may then be performed to remove the dummy poly gate 410 and the dummy fuse 412 .
  • a wet etch process may include exposure to a hydroxide containing solution (e.g., ammonium hydroxide), de-ionized water, and/or other suitable etchant solutions. Accordingly, a trench 460 may be formed in the gate structure and a trench 462 may be formed in the fuse structure. It should also be noted that during the poly etching process, the risk of damaging the high-k dielectric may be reduced since the metal barrier layer 416 functions as an etch barrier.
  • a hydroxide containing solution e.g., ammonium hydroxide
  • the method 300 continues with block 340 in which a metal may be formed to fill in the first and second trenches.
  • one or more metal layers may be deposited to form a metal gate of the MOS device 402 and a metal fuse of the eFuse device 404 .
  • the metal layer 470 may include any metal material suitable for forming a metal gate or portion thereof, including work function metal layers, fill metal layers, liner layers, interface layers, seed layers, etc.
  • the metal layer 470 may include a work function metal layer (e.g., N-type or P-type work function metal) and a fill metal layer.
  • the work function metal layer may include TiN, TiAlN, TaN, TaSiN, WN, TaC, TaCN, or combinations thereof.
  • the fill metal layer may include Al, Cu, W, or other suitable material.
  • the metal layer 470 may be formed by PVD, CVD, plating, or other suitable technique.
  • a CMP process may be performed.
  • a CMP process 480 may be performed on the metal layer 470 to planarize the gate structure of the MOS device 402 and the fuse structure of the eFuse device 404 .
  • the eFuse device 404 may include a gate dielectric layer 234 , metal barrier layer 416 , and metal gate layer 470 .
  • the metal gate layer 470 may include a thickness of about 800 angstrom following the CMP process 480 .
  • the MOS device 402 and eFuse device 404 may be formed in the same process without additional masking layers. It is understood that the semiconductor device 400 may undergo further processing to form various features such as contacts/vias, interconnect metal layers, interlayer dielectric, passivation layers, etc. as discussed above.
  • the eFuse device 500 may include an anode portion 502 , a cathode portion 504 , and a link portion 506 .
  • a plurality of contacts 510 may be coupled to the anode portion 502 and cathode portion 504 to electrically connect the eFuse device 500 to an interconnect structure of the semiconductor device.
  • a programming voltage may be applied across the anode 502 and cathode 504 via the contacts 510 to “burn-out” the eFuse device 500 . That is, the link portion 506 of the eFuse 500 may be burned-out and form an open circuit condition. It has been observed that an all metal fuse structure may improve the programming voltage in high-k metal gate technology as compared to a metal/polysilicon/silicide fuse structure.
  • the semiconductor device may further include a stress layer overlying the substrate and gate structures.
  • the stress layer may comprise silicon nitride, silicon oxynitride, silicon oxide, and silicon carbide.
  • the source and drain regions may have different structures, such as raised, recessed, or strained.
  • Further embodiments may also include, but are not limited to, vertical diffused metal-oxide-semiconductor (VDMOS), other types of high power MOS transistors, Fin structure field effect transistors (FinFET), and strained MOS structures.
  • VDMOS vertical diffused metal-oxide-semiconductor
  • Fin structure field effect transistors Fin structure field effect transistors
  • the resistive structure formed in the isolation structure may include a polysilicon eFuse or other passive device.
  • the present invention achieves different advantages in various embodiments disclosed herein.
  • the present disclosed method provides a simple and cost-effective method for incorporating a polysilicon resistor device and a metal eFuse device in high-k dielectric metal gate technology.
  • the methods and devices disclosed herein may easily be integrated with current CMOS technology processing and semiconductor processing equipment.
  • the methods and devices disclosed herein provide a easy way to control the resistance value of the polysilicon resistor device and avoid silicidation of the polysilicon resistor device during processing.
  • the methods and devices disclosed herein provide a way to improve the programming voltage of the eFuse for advance technology process nodes (e.g., 45 nm and beyond). It is understood that different embodiments disclosed herein offer different advantages, and that no particular advantage is necessarily required for all embodiments.
  • the semiconductor device is described in a gate “last” process
  • the PMOS and NMOS devices may be also fabricated in a gate first process (without dummy poly gate structures), or a hybrid process that includes a gate first process to form one type of metal gate and a gate last process to form the other type of metal gate.

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
US12/432,926 2008-09-10 2009-04-30 Resistive device for high-k metal gate technology and method of making Abandoned US20100059823A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US12/432,926 US20100059823A1 (en) 2008-09-10 2009-04-30 Resistive device for high-k metal gate technology and method of making
TW098127357A TWI433265B (zh) 2008-09-10 2009-08-14 半導體裝置
CN2009101673440A CN101673738B (zh) 2008-09-10 2009-08-21 半导体装置
US13/216,034 US8334572B2 (en) 2008-09-10 2011-08-23 Resistive device for high-k metal gate technology

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US9576208P 2008-09-10 2008-09-10
US12/432,926 US20100059823A1 (en) 2008-09-10 2009-04-30 Resistive device for high-k metal gate technology and method of making

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/216,034 Division US8334572B2 (en) 2008-09-10 2011-08-23 Resistive device for high-k metal gate technology

Publications (1)

Publication Number Publication Date
US20100059823A1 true US20100059823A1 (en) 2010-03-11

Family

ID=41798475

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/432,926 Abandoned US20100059823A1 (en) 2008-09-10 2009-04-30 Resistive device for high-k metal gate technology and method of making
US13/216,034 Expired - Fee Related US8334572B2 (en) 2008-09-10 2011-08-23 Resistive device for high-k metal gate technology

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/216,034 Expired - Fee Related US8334572B2 (en) 2008-09-10 2011-08-23 Resistive device for high-k metal gate technology

Country Status (3)

Country Link
US (2) US20100059823A1 (zh)
CN (1) CN101673738B (zh)
TW (1) TWI433265B (zh)

Cited By (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090181505A1 (en) * 2008-01-14 2009-07-16 Takashi Ando Method and apparatus for fabricating a high-performance band-edge complementary metal-oxide-semiconductor device
US20100163949A1 (en) * 2008-12-29 2010-07-01 International Business Machines Corporation Vertical metal-insulator-metal (mim) capacitor using gate stack, gate spacer and contact via
US20100237435A1 (en) * 2009-03-17 2010-09-23 International Business Machines Corporation Method and structure for gate height scaling with high-k/metal gate technology
US20110076844A1 (en) * 2009-09-30 2011-03-31 Jens Heinrich Superior fill conditions in a replacement gate approach by performing a polishing process based on a sacrificial fill material
US20110101460A1 (en) * 2009-10-30 2011-05-05 Jens Heinrich Semiconductor fuses in a semiconductor device comprising metal gates
US20110156146A1 (en) * 2009-12-28 2011-06-30 Globalfoundries Inc. eFUSE ENABLEMENT WITH THIN POLYSILICON OR AMORPHOUS-SILICON GATE-STACK FOR HKMG CMOS
US20110215321A1 (en) * 2010-03-08 2011-09-08 International Business Machines Corporation Polysilicon resistor and e-fuse for integration with metal gate and high-k dielectric
DE102010003555A1 (de) * 2010-03-31 2011-10-06 Globalfoundries Dresden Module One Llc & Co. Kg Aluminiumsicherungen in einem Halbleiterbauelement, das Metallgateelektrodenstrukturen aufweist
DE102010003559A1 (de) * 2010-03-31 2011-10-06 Globalfoundries Dresden Module One Llc & Co. Kg Halbleiterbauelement mit Metallgatestrukturen, die durch ein Austauschgateverfahren hergestellt sind, und E-Sicherung mit einem Silizid
US20120139062A1 (en) * 2010-12-02 2012-06-07 International Business Machines Corporation Self-aligned contact combined with a replacement metal gate/high-k gate dielectric
US20120187563A1 (en) * 2011-01-24 2012-07-26 United Microelectronics Corp. Planarization method applied in process of manufacturing semiconductor component
US20120225524A1 (en) * 2009-12-18 2012-09-06 United Microelectronics Corp. Method of forming an electrical fuse and a metal gate transistor and the related electrical fuse
US20120256267A1 (en) * 2011-04-05 2012-10-11 International Business Machines Corporation Electrical Fuse Formed By Replacement Metal Gate Process
US8377790B2 (en) 2011-01-27 2013-02-19 International Business Machines Corporation Method of fabricating an embedded polysilicon resistor and an embedded eFuse isolated from a substrate
US20130105919A1 (en) * 2011-06-02 2013-05-02 Semiconductor Manufacturing International (Shanghai) Corporation Semiconductor device and method for manufacturing the same
WO2013090638A1 (en) * 2011-12-16 2013-06-20 International Business Machines Corporation Low threshold voltage cmos device
US8492286B2 (en) 2010-11-22 2013-07-23 International Business Machines Corporation Method of forming E-fuse in replacement metal gate manufacturing process
US8497210B2 (en) 2010-10-04 2013-07-30 International Business Machines Corporation Shallow trench isolation chemical mechanical planarization
WO2014011641A1 (en) * 2012-07-09 2014-01-16 Texas Instruments Incorporated Polycrystalline silicon e-fuse and resistor fabrication in a metal replacement gate process
US20140038376A1 (en) * 2010-03-08 2014-02-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method and Apparatus of Forming ESD Protection Device
US8691659B2 (en) 2011-10-26 2014-04-08 United Microelectronics Corp. Method for forming void-free dielectric layer
US20140131802A1 (en) * 2011-10-03 2014-05-15 International Business Machines Corporation Structure and Method to Form Passive Devices in ETSOI Process Flow
US8779526B2 (en) * 2011-10-28 2014-07-15 United Microelectronics Corp. Semiconductor device
US8981489B2 (en) 2012-12-13 2015-03-17 Samsung Electronics Co., Ltd. Semiconductor devices including a resistor structure and methods of forming the same
KR101504825B1 (ko) * 2013-02-21 2015-03-20 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 다중 게이트 디바이스를 제조하는 방법
US20150255540A1 (en) * 2013-06-13 2015-09-10 Stmicroelectronics (Rousset) Sas Component, for example nmos transistor, with active region with relaxed compression stresses, and fabrication method
US9165890B2 (en) 2012-07-16 2015-10-20 Xintec Inc. Chip package comprising alignment mark and method for forming the same
TWI512797B (zh) * 2011-01-24 2015-12-11 United Microelectronics Corp 應用於半導體元件製程中之平坦化方法
US9219059B2 (en) 2012-09-26 2015-12-22 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9269771B2 (en) 2014-02-28 2016-02-23 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US9514998B1 (en) 2015-05-11 2016-12-06 International Business Machines Corporation Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes
US9640493B2 (en) 2014-08-29 2017-05-02 Stmicroelectronics (Rousset) Sas Method for fabrication of an integrated circuit rendering a reverse engineering of the integrated circuit more difficult and corresponding integrated circuit
US9799600B1 (en) 2016-09-21 2017-10-24 International Business Machines Corporation Nickel-silicon fuse for FinFET structures
EP3285300A1 (en) * 2012-09-24 2018-02-21 INTEL Corporation Precision resistor for non-planar semiconductor device architecture
WO2018118087A1 (en) * 2016-12-23 2018-06-28 Intel Corporation Metal fuse and self-aligned gate edge (sage) architecture having a metal fuse
US10283361B1 (en) * 2017-11-29 2019-05-07 Taiwan Semiconductor Manufacturing Co., Ltd. Blocking structures on isolation structures
US10510749B1 (en) * 2018-08-08 2019-12-17 Globalfoundries Inc. Resistor within single diffusion break, and related method
US10546853B2 (en) 2018-06-22 2020-01-28 Globalfoundries Inc. Metal resistors integrated into poly-open-chemical-mechanical-polishing (POC) module and method of production thereof
US10784195B2 (en) 2018-04-23 2020-09-22 Globalfoundries Inc. Electrical fuse formation during a multiple patterning process
US20230067962A1 (en) * 2021-08-28 2023-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and manufacturing method thereof

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5546191B2 (ja) * 2009-09-25 2014-07-09 セイコーインスツル株式会社 半導体装置
US9324866B2 (en) * 2012-01-23 2016-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for transistor with line end extension
US8685818B2 (en) * 2010-06-25 2014-04-01 International Business Machines Corporation Method of forming a shallow trench isolation embedded polysilicon resistor
CN102315152A (zh) * 2010-07-01 2012-01-11 中国科学院微电子研究所 一种隔离区、半导体器件及其形成方法
US8377763B2 (en) * 2010-12-06 2013-02-19 International Business Machines Corporation Poly resistor and metal gate fabrication and structure
KR20120081288A (ko) * 2011-01-11 2012-07-19 삼성전자주식회사 저항소자를 구비하는 집적회로 소자 및 이의 제조방법
TWI473239B (zh) * 2011-02-01 2015-02-11 華亞科技股份有限公司 半導體結構及故障位置偵測系統
TWI548001B (zh) * 2011-06-22 2016-09-01 聯華電子股份有限公司 金氧半電晶體製造方法
US8658487B2 (en) * 2011-11-17 2014-02-25 United Microelectronics Corp. Semiconductor device and fabrication method thereof
US10573751B2 (en) 2012-01-23 2020-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for providing line end extensions for fin-type active regions
KR102070094B1 (ko) 2012-12-13 2020-01-29 삼성전자주식회사 저항 전극을 갖는 반도체 소자
US9000564B2 (en) * 2012-12-21 2015-04-07 Stmicroelectronics, Inc. Precision polysilicon resistors
US9093534B2 (en) 2013-07-29 2015-07-28 International Business Machines Corporation Dielectric filler fins for planar topography in gate level
US9613899B1 (en) 2015-11-02 2017-04-04 International Business Machines Corporation Epitaxial semiconductor fuse for FinFET structure
KR102471632B1 (ko) * 2015-11-26 2022-11-29 에스케이하이닉스 주식회사 전자 장치 및 그 제조 방법
KR102327140B1 (ko) 2015-11-30 2021-11-16 삼성전자주식회사 Otp 메모리 소자와 그 제조방법 및 그 메모리 소자를 포함한 전자 장치
US9666527B1 (en) 2015-12-15 2017-05-30 International Business Machines Corporation Middle of the line integrated eFuse in trench EPI structure
US10157770B2 (en) * 2016-11-28 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having isolation structures with different thickness and method of forming the same
US10833067B1 (en) 2019-07-23 2020-11-10 Globalfoundries Inc. Metal resistor structure in at least one cavity in dielectric over TS contact and gate structure
US10832839B1 (en) 2019-09-13 2020-11-10 Globalfoundries Inc. Metal resistors with a non-planar configuration
US11862609B2 (en) * 2021-03-18 2024-01-02 Taiwan Semiconductor Manufacturing Company Limited Semiconductor die including fuse structure and methods for forming the same
US12408444B2 (en) * 2023-05-05 2025-09-02 Nanya Technology Corporation Semiconductor device structure with fuse and resistor and method for preparing the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5442223A (en) * 1990-10-17 1995-08-15 Nippondenso Co., Ltd. Semiconductor device with stress relief
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate
US6573134B2 (en) * 2001-03-27 2003-06-03 Sharp Laboratories Of America, Inc. Dual metal gate CMOS devices and method for making the same
US7098721B2 (en) * 2004-09-01 2006-08-29 International Business Machines Corporation Low voltage programmable eFuse with differential sensing scheme
US7144784B2 (en) * 2004-07-29 2006-12-05 Freescale Semiconductor, Inc. Method of forming a semiconductor device and structure thereof
US20070099326A1 (en) * 2005-11-03 2007-05-03 International Business Machines Corporation eFuse and methods of manufacturing the same
US20100019344A1 (en) * 2008-07-25 2010-01-28 Taiwan Semiconductor Manufacturing Company, Ltd. Novel poly resistor and poly efuse design for replacement gate technology

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7009222B2 (en) * 2004-04-22 2006-03-07 Taiwan Semiconductor Manufacturing Co., Ltd Protective metal structure and method to protect low-K dielectric layer during fuse blow process
US7241663B2 (en) * 2005-04-19 2007-07-10 Texas Instruments Incorporated Maskless multiple sheet polysilicon resistor
US8304840B2 (en) * 2010-07-29 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Spacer structures of a semiconductor device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5442223A (en) * 1990-10-17 1995-08-15 Nippondenso Co., Ltd. Semiconductor device with stress relief
US6573134B2 (en) * 2001-03-27 2003-06-03 Sharp Laboratories Of America, Inc. Dual metal gate CMOS devices and method for making the same
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate
US7144784B2 (en) * 2004-07-29 2006-12-05 Freescale Semiconductor, Inc. Method of forming a semiconductor device and structure thereof
US7098721B2 (en) * 2004-09-01 2006-08-29 International Business Machines Corporation Low voltage programmable eFuse with differential sensing scheme
US20070099326A1 (en) * 2005-11-03 2007-05-03 International Business Machines Corporation eFuse and methods of manufacturing the same
US20100019344A1 (en) * 2008-07-25 2010-01-28 Taiwan Semiconductor Manufacturing Company, Ltd. Novel poly resistor and poly efuse design for replacement gate technology

Cited By (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090181505A1 (en) * 2008-01-14 2009-07-16 Takashi Ando Method and apparatus for fabricating a high-performance band-edge complementary metal-oxide-semiconductor device
US8097500B2 (en) * 2008-01-14 2012-01-17 International Business Machines Corporation Method and apparatus for fabricating a high-performance band-edge complementary metal-oxide-semiconductor device
US8017997B2 (en) * 2008-12-29 2011-09-13 International Business Machines Corporation Vertical metal-insulator-metal (MIM) capacitor using gate stack, gate spacer and contact via
US20100163949A1 (en) * 2008-12-29 2010-07-01 International Business Machines Corporation Vertical metal-insulator-metal (mim) capacitor using gate stack, gate spacer and contact via
US20100237435A1 (en) * 2009-03-17 2010-09-23 International Business Machines Corporation Method and structure for gate height scaling with high-k/metal gate technology
US8227870B2 (en) 2009-03-17 2012-07-24 International Business Machines Corporation Method and structure for gate height scaling with high-k/metal gate technology
US8138037B2 (en) 2009-03-17 2012-03-20 International Business Machines Corporation Method and structure for gate height scaling with high-k/metal gate technology
US8138038B2 (en) * 2009-09-30 2012-03-20 Globalfoundries Inc. Superior fill conditions in a replacement gate approach by performing a polishing process based on a sacrificial fill material
US20110076844A1 (en) * 2009-09-30 2011-03-31 Jens Heinrich Superior fill conditions in a replacement gate approach by performing a polishing process based on a sacrificial fill material
US20110101460A1 (en) * 2009-10-30 2011-05-05 Jens Heinrich Semiconductor fuses in a semiconductor device comprising metal gates
US8367504B2 (en) * 2009-10-30 2013-02-05 Globalfoundries Inc. Method for forming semiconductor fuses in a semiconductor device comprising metal gates
US20120225524A1 (en) * 2009-12-18 2012-09-06 United Microelectronics Corp. Method of forming an electrical fuse and a metal gate transistor and the related electrical fuse
US8399318B2 (en) * 2009-12-18 2013-03-19 United Microelectronics Corp. Method of forming an electrical fuse and a metal gate transistor and the related electrical fuse
US20120228718A1 (en) * 2009-12-18 2012-09-13 United Microelectronics Corp. Method of forming an electrical fuse and a metal gate transistor and the related electrical fuse
US20110156146A1 (en) * 2009-12-28 2011-06-30 Globalfoundries Inc. eFUSE ENABLEMENT WITH THIN POLYSILICON OR AMORPHOUS-SILICON GATE-STACK FOR HKMG CMOS
US8329515B2 (en) * 2009-12-28 2012-12-11 Globalfoundries Inc. eFUSE enablement with thin polysilicon or amorphous-silicon gate-stack for HKMG CMOS
US20140038376A1 (en) * 2010-03-08 2014-02-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method and Apparatus of Forming ESD Protection Device
US8481397B2 (en) * 2010-03-08 2013-07-09 International Business Machines Corporation Polysilicon resistor and E-fuse for integration with metal gate and high-k dielectric
US20110215321A1 (en) * 2010-03-08 2011-09-08 International Business Machines Corporation Polysilicon resistor and e-fuse for integration with metal gate and high-k dielectric
US9478633B2 (en) * 2010-03-08 2016-10-25 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus of forming ESD protection device
DE102010003559A1 (de) * 2010-03-31 2011-10-06 Globalfoundries Dresden Module One Llc & Co. Kg Halbleiterbauelement mit Metallgatestrukturen, die durch ein Austauschgateverfahren hergestellt sind, und E-Sicherung mit einem Silizid
DE102010003555A1 (de) * 2010-03-31 2011-10-06 Globalfoundries Dresden Module One Llc & Co. Kg Aluminiumsicherungen in einem Halbleiterbauelement, das Metallgateelektrodenstrukturen aufweist
DE102010003559B4 (de) 2010-03-31 2019-07-18 Globalfoundries Dresden Module One Llc & Co. Kg Halbleiterbauelement mit Metallgatestrukturen, die durch ein Austauschgateverfahren hergestellt sind, und E-Sicherung mit einem Silizid
US20110241086A1 (en) * 2010-03-31 2011-10-06 Globalfoundries Inc. Aluminum fuses in a semiconductor device comprising metal gate electrode structures
US8564089B2 (en) * 2010-03-31 2013-10-22 Globalfoundries Inc. Electronic fuse structure formed using a metal gate electrode material stack configuration
US20110241117A1 (en) * 2010-03-31 2011-10-06 Globalfoundries Inc. Semiconductor Device Comprising Metal Gate Structures Formed by a Replacement Gate Approach and eFuses Including a Silicide
US8497554B2 (en) * 2010-03-31 2013-07-30 Globalfoundries Inc. Semiconductor device comprising metal gate structures formed by a replacement gate approach and efuses including a silicide
DE102010003555B4 (de) 2010-03-31 2019-12-24 Globalfoundries Dresden Module One Llc & Co. Kg Aluminiumsicherungen in einem Halbleiterbauelement, das Metallgateelektrodenstrukturen aufweist
US8507383B2 (en) 2010-10-04 2013-08-13 International Business Machines Corporation Fabrication of replacement metal gate devices
US8497210B2 (en) 2010-10-04 2013-07-30 International Business Machines Corporation Shallow trench isolation chemical mechanical planarization
US8513127B2 (en) 2010-10-04 2013-08-20 International Business Machines Corporation Chemical mechanical planarization processes for fabrication of FinFET devices
US8524606B2 (en) 2010-10-04 2013-09-03 International Business Machines Corporation Chemical mechanical planarization with overburden mask
US8492286B2 (en) 2010-11-22 2013-07-23 International Business Machines Corporation Method of forming E-fuse in replacement metal gate manufacturing process
US20120139062A1 (en) * 2010-12-02 2012-06-07 International Business Machines Corporation Self-aligned contact combined with a replacement metal gate/high-k gate dielectric
US8481415B2 (en) * 2010-12-02 2013-07-09 International Business Machines Corporation Self-aligned contact combined with a replacement metal gate/high-K gate dielectric
US8759219B2 (en) * 2011-01-24 2014-06-24 United Microelectronics Corp. Planarization method applied in process of manufacturing semiconductor component
TWI512797B (zh) * 2011-01-24 2015-12-11 United Microelectronics Corp 應用於半導體元件製程中之平坦化方法
US20120187563A1 (en) * 2011-01-24 2012-07-26 United Microelectronics Corp. Planarization method applied in process of manufacturing semiconductor component
US8377790B2 (en) 2011-01-27 2013-02-19 International Business Machines Corporation Method of fabricating an embedded polysilicon resistor and an embedded eFuse isolated from a substrate
US8367494B2 (en) * 2011-04-05 2013-02-05 International Business Machines Corporation Electrical fuse formed by replacement metal gate process
US20120256267A1 (en) * 2011-04-05 2012-10-11 International Business Machines Corporation Electrical Fuse Formed By Replacement Metal Gate Process
US8815728B2 (en) * 2011-06-02 2014-08-26 Semiconductor Manufacturing International (Shanghai) Corporation Semiconductor device having metal alloy gate and method for manufacturing the same
US9196697B2 (en) 2011-06-02 2015-11-24 Semiconductor Manufacturing International (Shanghai) Corporation Semiconductor device with an aluminum alloy gate
US20130105919A1 (en) * 2011-06-02 2013-05-02 Semiconductor Manufacturing International (Shanghai) Corporation Semiconductor device and method for manufacturing the same
US20140131802A1 (en) * 2011-10-03 2014-05-15 International Business Machines Corporation Structure and Method to Form Passive Devices in ETSOI Process Flow
US9570466B2 (en) * 2011-10-03 2017-02-14 Globalfoundries Inc. Structure and method to form passive devices in ETSOI process flow
US8691659B2 (en) 2011-10-26 2014-04-08 United Microelectronics Corp. Method for forming void-free dielectric layer
US8940600B2 (en) 2011-10-28 2015-01-27 United Microelectronics Corp. Method for fabricating semiconductor device
US8779526B2 (en) * 2011-10-28 2014-07-15 United Microelectronics Corp. Semiconductor device
US8941184B2 (en) 2011-12-16 2015-01-27 International Business Machines Corporation Low threshold voltage CMOS device
WO2013090638A1 (en) * 2011-12-16 2013-06-20 International Business Machines Corporation Low threshold voltage cmos device
WO2014011641A1 (en) * 2012-07-09 2014-01-16 Texas Instruments Incorporated Polycrystalline silicon e-fuse and resistor fabrication in a metal replacement gate process
US9165890B2 (en) 2012-07-16 2015-10-20 Xintec Inc. Chip package comprising alignment mark and method for forming the same
EP3285300A1 (en) * 2012-09-24 2018-02-21 INTEL Corporation Precision resistor for non-planar semiconductor device architecture
US10032862B2 (en) 2012-09-26 2018-07-24 International Business Machines Corporation Semiconductor structure with integrated passive structures
US10242906B2 (en) 2012-09-26 2019-03-26 International Business Machines Corporation Semiconductor structure with integrated passive structures
US10580686B2 (en) 2012-09-26 2020-03-03 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9219059B2 (en) 2012-09-26 2015-12-22 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9425079B2 (en) 2012-09-26 2016-08-23 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9659961B2 (en) 2012-09-26 2017-05-23 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9698159B2 (en) 2012-09-26 2017-07-04 International Business Machines Corporation Semiconductor structure with integrated passive structures
US9768195B2 (en) 2012-09-26 2017-09-19 International Business Machines Corporation Semiconductor structure with integrated passive structures
US8981489B2 (en) 2012-12-13 2015-03-17 Samsung Electronics Co., Ltd. Semiconductor devices including a resistor structure and methods of forming the same
KR101504825B1 (ko) * 2013-02-21 2015-03-20 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 다중 게이트 디바이스를 제조하는 방법
US9263518B2 (en) * 2013-06-13 2016-02-16 Stmicroelectronics (Rousset) Sas Component, for example NMOS transistor, with active region with relaxed compression stresses, and fabrication method
US20150255540A1 (en) * 2013-06-13 2015-09-10 Stmicroelectronics (Rousset) Sas Component, for example nmos transistor, with active region with relaxed compression stresses, and fabrication method
US9899476B2 (en) 2014-02-28 2018-02-20 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US10490632B2 (en) 2014-02-28 2019-11-26 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US10770547B2 (en) 2014-02-28 2020-09-08 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US9269771B2 (en) 2014-02-28 2016-02-23 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US10211291B2 (en) 2014-02-28 2019-02-19 Stmicroelectronics (Rousset) Sas Integrated circuit comprising components, for example NMOS transistors, having active regions with relaxed compressive stresses
US9640493B2 (en) 2014-08-29 2017-05-02 Stmicroelectronics (Rousset) Sas Method for fabrication of an integrated circuit rendering a reverse engineering of the integrated circuit more difficult and corresponding integrated circuit
US9780045B2 (en) 2014-08-29 2017-10-03 Stmicroelectronics (Rousset) Sas Method for fabrication of an integrated circuit rendering a reverse engineering of the integrated circuit more difficult and corresponding integrated circuit
US9514998B1 (en) 2015-05-11 2016-12-06 International Business Machines Corporation Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes
US9799600B1 (en) 2016-09-21 2017-10-24 International Business Machines Corporation Nickel-silicon fuse for FinFET structures
US10541203B2 (en) 2016-09-21 2020-01-21 International Business Machines Corporation Nickel-silicon fuse for FinFET structures
US10062643B2 (en) 2016-09-21 2018-08-28 International Business Machines Corporation Nickel-silicon fuse for FinFET structures
US11715737B2 (en) 2016-12-23 2023-08-01 Intel Corporation Metal fuse and self-aligned gate edge (SAGE) architecture having a metal fuse
WO2018118087A1 (en) * 2016-12-23 2018-06-28 Intel Corporation Metal fuse and self-aligned gate edge (sage) architecture having a metal fuse
US11289483B2 (en) 2016-12-23 2022-03-29 Intel Corporation Metal fuse and self-aligned gate edge (SAGE) architecture having a metal fuse
US11621165B2 (en) 2017-11-29 2023-04-04 Taiwan Semiconductor Manufacturing Co., Ltd. Blocking structures on isolation structures
US10283361B1 (en) * 2017-11-29 2019-05-07 Taiwan Semiconductor Manufacturing Co., Ltd. Blocking structures on isolation structures
KR20190063362A (ko) * 2017-11-29 2019-06-07 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 격리 구조 상의 차단 구조
KR102124409B1 (ko) 2017-11-29 2020-06-19 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 격리 구조 상의 차단 구조
US10930502B2 (en) 2017-11-29 2021-02-23 Taiwan Semiconductor Manufacturing Co., Ltd. Blocking structures on isolation structures
US10784195B2 (en) 2018-04-23 2020-09-22 Globalfoundries Inc. Electrical fuse formation during a multiple patterning process
US11348870B2 (en) 2018-04-23 2022-05-31 Globalfoundries U.S. Inc. Electrical fuse formation during a multiple patterning process
US10546853B2 (en) 2018-06-22 2020-01-28 Globalfoundries Inc. Metal resistors integrated into poly-open-chemical-mechanical-polishing (POC) module and method of production thereof
US10510749B1 (en) * 2018-08-08 2019-12-17 Globalfoundries Inc. Resistor within single diffusion break, and related method
US20230067962A1 (en) * 2021-08-28 2023-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and manufacturing method thereof
US12255133B2 (en) * 2021-08-28 2025-03-18 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse (e-fuse) one-time programmable (OTP) device and manufacturing method thereof

Also Published As

Publication number Publication date
TWI433265B (zh) 2014-04-01
CN101673738A (zh) 2010-03-17
US20110303982A1 (en) 2011-12-15
US8334572B2 (en) 2012-12-18
CN101673738B (zh) 2012-09-26
TW201011860A (en) 2010-03-16

Similar Documents

Publication Publication Date Title
US8334572B2 (en) Resistive device for high-k metal gate technology
KR101785864B1 (ko) 하이 Ｋ 금속 게이트를 갖는 ｎＦＥＴ에 대한 구조 및 방법
US9406776B2 (en) High temperature gate replacement process
US7923321B2 (en) Method for gap filling in a gate last process
US8658525B2 (en) Methods for a gate replacement process
CN108122845B (zh) 接触结构制造方法及半导体装置
US20250366135A1 (en) Semiconductor structure and associated fabricating method
US8586436B2 (en) Method of forming a variety of replacement gate types including replacement gate types on a hybrid semiconductor device
US8476126B2 (en) Gate stack for high-K/metal gate last process
US8969922B2 (en) Field effect transistors and method of forming the same
US20120012948A1 (en) Metal gate semiconductor device
US12211935B2 (en) Semiconductor structure and associated fabricating method
CN102214607B (zh) 多重临界电压装置及其制造方法
CN113270364A (zh) 半导体装置的制造方法
US20240096753A1 (en) Semiconductor device including insulating structure surrounding through via and method for forming the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,T

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUNG, SHENG-CHEN;THEI, KONG-BENG;CHUANG, HARRY;REEL/FRAME:022618/0798

Effective date: 20081230

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION