[go: up one dir, main page]

TWI912745B - substrate and module - Google Patents

substrate and module

Info

Publication number
TWI912745B
TWI912745B TW113114590A TW113114590A TWI912745B TW I912745 B TWI912745 B TW I912745B TW 113114590 A TW113114590 A TW 113114590A TW 113114590 A TW113114590 A TW 113114590A TW I912745 B TWI912745 B TW I912745B
Authority
TW
Taiwan
Prior art keywords
solder
substrate
conductive layer
pad
solder pad
Prior art date
Application number
TW113114590A
Other languages
Chinese (zh)
Other versions
TW202448222A (en
Inventor
三嶋淳也
松永智
相田冨実二
今田幸司
Original Assignee
日商歐姆龍股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2023086352A external-priority patent/JP2024169133A/en
Application filed by 日商歐姆龍股份有限公司 filed Critical 日商歐姆龍股份有限公司
Publication of TW202448222A publication Critical patent/TW202448222A/en
Application granted granted Critical
Publication of TWI912745B publication Critical patent/TWI912745B/en

Links

Abstract

本揭示的課題為提供一種能夠對焊墊供給更多的焊料的基板。本揭示的基板包括:基材層;導電層,積層於基材層;以及阻焊劑,以於與基材層之間夾著導電層的方式積層於導電層。導電層具有自基材層、導電層及阻焊劑的積層方向觀察的俯視時未被阻焊劑覆蓋的非被覆部。非被覆部具有與電子零件連接的焊墊、和俯視時自焊墊延伸的擴大部。The present invention discloses a substrate capable of supplying more solder to solder pads. The substrate includes: a substrate layer; a conductive layer deposited on the substrate layer; and a solder resist deposited on the conductive layer such that the conductive layer is sandwiched between the conductive layer and the substrate layer. The conductive layer has an uncovered portion, viewed from the stacking direction of the substrate layer, the conductive layer, and the solder resist, that is not covered by the solder resist in a top view. The uncovered portion has solder pads for connecting to electronic components and an extension extending from the solder pads in a top view.

Description

基板及模組substrate and module

本揭示是有關於一種安裝電子零件的基板及包括該基板的模組。This disclosure relates to a substrate for mounting electronic components and a module including the substrate.

先前,作為此種基板,例如已知有專利文獻1中所記載的基板。專利文獻1中所記載的基板包括:基材層;絕緣層,積層於基材層;以及焊墊,設置於絕緣層上並與電子零件的端子連接。於絕緣層上,設置有俯視時以包圍焊墊的方式形成的第一阻焊劑。即,於第一阻焊劑,設置有包圍焊墊的第一開口部。於第一阻焊劑上,以俯視時包圍第一開口部的方式形成有第二阻焊劑。Previously, such substrates have been known as, for example, the substrate described in Patent Document 1. The substrate described in Patent Document 1 includes: a substrate layer; an insulating layer deposited on the substrate layer; and a solder pad disposed on the insulating layer and connected to the terminals of an electronic component. A first solder resist, formed in a manner that surrounds the solder pad when viewed from above, is disposed on the insulating layer. That is, a first opening surrounding the solder pad is provided in the first solder resist. A second solder resist, formed on the first solder resist in a manner that surrounds the first opening when viewed from above, is formed.

於將電子零件安裝於基板時,在第一開口部及第二開口部的內部空間中填充焊料(焊膏)。於在該焊料上配置電子零件的端子後,對基板進行加熱使焊料熔融,藉此經由焊料將電子零件的端子與焊墊連接。 [現有技術文獻] [專利文獻] When mounting electronic components onto a substrate, solder paste is filled into the internal spaces of the first and second openings. After the terminals of the electronic components are disposed on the solder paste, the substrate is heated to melt the solder paste, thereby connecting the terminals of the electronic components to the solder pads via the solder paste. [Prior Art Documents] [Patent Documents]

[專利文獻1]日本專利特開2012-156257號公報[Patent Document 1] Japanese Patent Application Publication No. 2012-156257

[發明所欲解決之課題] 就增加供給至焊墊上的焊料的量的觀點而言,專利文獻1的基板仍有改善的餘地。 [Problem to be Solved by the Invention] From the perspective of increasing the amount of solder supplied to the solder pads, the substrate of Patent 1 still has room for improvement.

因此,本揭示的目的在於解決所述課題,並提供一種能夠對焊墊供給更多的焊料的基板。 [解決課題之手段] Therefore, the purpose of this disclosure is to solve the aforementioned problem and provide a substrate capable of supplying more solder to the solder pads. [Means of Solving the Problem]

本揭示的基板包括: 基材層; 導電層,積層於所述基材層;以及 阻焊劑,以於與所述基材層之間夾著所述導電層的方式積層於所述導電層, 所述導電層具有自所述基材層、所述導電層及所述阻焊劑的積層方向觀察的俯視時未被所述阻焊劑覆蓋的非被覆部, 所述非被覆部具有與電子零件連接的焊墊、和俯視時自所述焊墊延伸的擴大部。 [發明的效果] The disclosed substrate includes: a substrate layer; a conductive layer deposited on the substrate layer; and a solder resist deposited on the conductive layer such that it sandwiches the conductive layer between the substrate layer and the conductive layer, the conductive layer has a non-covered portion, viewed from the stacking direction of the substrate layer, the conductive layer, and the solder resist, not covered by the solder resist in a top view, the non-covered portion has solder pads for connecting to electronic components, and an extension extending from the solder pads in a top view. [Effects of the Invention]

藉由本揭示,可提供一種能夠對焊墊供給更多的焊料的基板。This disclosure provides a substrate that can supply more solder to the solder pad.

<作為本揭示的基礎的見解> 於專利文獻1中所記載的基板中,填充於第一開口部及第二開口部的內部空間中的焊料、即、供給至焊墊上的焊料將電子零件的端子與焊墊連接。能夠供給至焊墊上的焊料的量受所述內部空間的容積限制。因此,於想要對焊墊供給多的焊料的情況下,需要擴大該內部空間。 <Views that form the basis of this disclosure> In the substrate described in Patent Document 1, solder filling the internal spaces of the first and second openings—that is, solder supplied to the solder pads—connects the terminals of electronic components to the solder pads. The amount of solder that can be supplied to the solder pads is limited by the volume of the internal spaces. Therefore, if more solder is desired to supply to the solder pads, the internal spaces need to be enlarged.

作為用於擴大內部空間的對策,如專利文獻1中所記載的基板般,考慮:增厚包圍焊墊的阻焊劑,以增大內部空間的高度。但是,阻焊劑的每一層的厚度存在製造上的界限。另外,積層多個阻焊劑的層會導致基板的製造中的步驟數及基板的製造所耗費的成本的增加。As a countermeasure to increase internal space, as described in Patent 1, one consideration is to thicken the solder resist surrounding the pads to increase the height of the internal space. However, there are manufacturing limitations on the thickness of each layer of solder resist. Furthermore, stacking multiple layers of solder resist increases the number of steps in substrate manufacturing and the cost of substrate production.

因此,本發明者等人為了提供一種能夠對焊墊供給更多的焊料的基板而進行了努力研究。結果,本發明者等人想到:於未被阻焊劑覆蓋的導電層的非被覆部設置自焊墊延伸的擴大部。當於擴大部上及擴大部的周圍的阻焊劑上配置焊料(焊膏)並使其熔融時,擴大部的周圍的阻焊劑上的焊料流入擴大部。藉此,擴大部上的焊料的量過剩。擴大部上的焊料的過剩部分被供給至焊墊。藉此,與僅於焊墊上配置焊料的情況相比校,可增加供給至焊墊上的焊料的量。基於該新穎的見解,本發明者等人達成了以下揭示。Therefore, the inventors have diligently researched and developed a substrate capable of supplying more solder to the solder pad. As a result, the inventors conceived of providing an extension extending from the solder pad on the uncoated portion of the conductive layer not covered by solder resist. When solder (solder paste) is applied to and melted on the extension and the solder resist surrounding the extension, the solder on the solder resist surrounding the extension flows into the extension. This results in an excess of solder on the extension. This excess solder on the extension is supplied to the solder pad. Thus, compared to the case where solder is only applied to the solder pad, the amount of solder supplied to the solder pad can be increased. Based on this novel insight, the inventors have achieved the following disclosure.

以下,參照圖式對本揭示的實施形態進行說明。再者,於以下的說明中,視需要使用表示特定的方向或位置的用語(例如,包括「上」、「下」、「右」、「左」的用語),該些用語的使用是為了容易參照圖式來理解本揭示,並且本揭示的技術範圍並不受該些用語的含義限定。另外,以下的說明本質上僅是例示,並非意圖限制本揭示、其適用物或其用途。進而,圖式為示意性的圖,各尺寸的比率等未必與現實的比率等一致。The embodiments of this disclosure will now be described with reference to the accompanying drawings. Furthermore, in the following description, terms indicating specific directions or positions (e.g., terms such as "up," "down," "right," and "left") will be used as needed. These terms are used to facilitate understanding of this disclosure with reference to the drawings, and the technical scope of this disclosure is not limited by the meanings of these terms. Additionally, the following description is essentially illustrative and is not intended to limit this disclosure, its applicability, or its uses. Moreover, the drawings are schematic, and the proportions of the dimensions may not necessarily correspond to actual proportions.

於本說明書中,所謂「電性連接」,包括電流能夠於多個構成組件之間導通的情況、多個構成組件進行電容耦合的情況、及多個構成組件進行電磁性耦合的情況中的任一情況。In this specification, "electrical connection" includes any of the following: a situation in which current can conduct between multiple components, multiple components are capacitively coupled, and multiple components are electromagnetically coupled.

另外,「層」及「膜」這一用語並不意圖限定各用語所指的構成組件彼此的厚度的大小。即,層的厚度可小於亦可大於膜的厚度,或者可與膜的厚度相同。Furthermore, the terms "layer" and "membrane" are not intended to limit the thickness of the constituent components referred to by each term. That is, the thickness of a layer can be less than or greater than the thickness of a membrane, or it can be the same as the thickness of a membrane.

<第一實施形態> 參照圖1及圖2對本揭示的第一實施形態的基板進行說明。圖1是本揭示的第一實施形態的基板的平面圖。圖2是圖1的基板的II-II線剖面圖。為了便於說明而於圖式中示出了X-Y-Z正交座標系,但該座標系是為了容易理解本揭示的座標,並不限定本揭示。 <First Embodiment> The substrate of the first embodiment of this disclosure will be described with reference to Figures 1 and 2. Figure 1 is a plan view of the substrate of the first embodiment of this disclosure. Figure 2 is a cross-sectional view of the substrate of Figure 1 along line II-II. An orthogonal X-Y-Z coordinate system is shown in the figures for ease of explanation, but this coordinate system is for the purpose of easily understanding the coordinates of this disclosure and does not limit the scope of this disclosure.

於本說明書中,所謂「基板」,包括形成有印刷配線但未安裝電子零件的印刷配線板、與於該印刷配線板安裝有電子零件的印刷電路板兩者。即,於本說明書中的基板上,可已安裝有電子零件,亦可未安裝電子零件。In this specification, the term "substrate" includes both a printed wiring board with printed wiring but no electronic components mounted thereon and a printed circuit board with electronic components mounted thereon. That is, the substrate in this specification may or may not have electronic components mounted on it.

第一實施形態的基板1為能夠安裝功率半導體、大規模積體電路(Large-Scale Integration,LSI)等電子零件的基板。如圖1及圖2所示,第一實施形態的基板1形成為積層基材層10、導電層20及阻焊劑30而成的積層體。例如,基板1為印刷基板、陶瓷基板或柔性基板。於本實施形態中,基板1的俯視時的外形於自基材層10、導電層20及阻焊劑30的積層方向(以下,亦簡稱為「積層方向」)觀察的俯視時為長方形。The substrate 1 in the first embodiment is a substrate capable of mounting electronic components such as power semiconductors and large-scale integrated circuits (LSI). As shown in Figures 1 and 2, the substrate 1 in the first embodiment is formed as a laminate consisting of a substrate layer 10, a conductive layer 20, and a solder resist 30. For example, the substrate 1 is a printed circuit board, a ceramic substrate, or a flexible substrate. In this embodiment, the top view of the substrate 1 is rectangular when viewed from the lamination direction of the substrate layer 10, the conductive layer 20, and the solder resist 30 (hereinafter also referred to as the "lamination direction").

於以下的說明及圖式中,有時將基板1的俯視時的長邊方向稱為X軸方向,將基板1的俯視時的短邊方向稱為Y軸方向,將積層方向稱為Z軸方向。X軸方向與Y軸方向交叉(例如,正交)。Z軸方向與X軸方向及Y軸方向分別交叉(例如,正交)。In the following description and figures, the direction of the longer side of substrate 1 when viewed from above is sometimes referred to as the X-axis, the direction of the shorter side of substrate 1 when viewed from above is referred to as the Y-axis, and the lamination direction is referred to as the Z-axis. The X-axis intersects (e.g., orthogonally) the Y-axis. The Z-axis intersects (e.g., orthogonally) both the X-axis and the Y-axis.

圖2所示的基材層10包含與基板1的種類相應的材料。於本實施形態中,基板1為印刷配線板,基材層10為雙面基板用的覆銅積層板中的絕緣層。該絕緣層的材料為樹脂、玻璃、陶瓷等。基板1可為單層基板,或者亦可為包含兩層以上的絕緣層及配置於該些絕緣層之間的配線圖案的多層基板。The substrate layer 10 shown in Figure 2 contains a material corresponding to the type of substrate 1. In this embodiment, substrate 1 is a printed circuit board, and substrate layer 10 is an insulating layer in a copper-clad laminate used for double-sided substrates. The material of the insulating layer is resin, glass, ceramic, etc. Substrate 1 can be a single-layer substrate, or it can be a multi-layer substrate containing two or more insulating layers and wiring patterns disposed between these insulating layers.

於基材層10上積層有導電層20。導電層20具有於積層方向(Z軸方向)上朝向基材層10的下表面20a、與其相反側的面即上表面20b。導電層20以形成與安裝於基板1的電子零件電性連接的配線、或線圈等元件等的方式被圖案化至基材層10上。導電層20的材料例如為銅、金、銀、鈀、鎳、鉑或該些的合金。於本實施形態中,導電層20為覆銅積層板的銅箔。A conductive layer 20 is deposited on the substrate layer 10. The conductive layer 20 has a lower surface 20a facing the substrate layer 10 in the deposition direction (Z-axis direction) and an upper surface 20b on the opposite side. The conductive layer 20 is patterned on the substrate layer 10 in such a way as to form wiring, coils, or other components that are electrically connected to electronic components mounted on the substrate 1. The material of the conductive layer 20 is, for example, copper, gold, silver, palladium, nickel, platinum, or alloys thereof. In this embodiment, the conductive layer 20 is a copper foil of a copper-clad laminate.

阻焊劑30以於與基材層10之間夾著導電層20的方式積層於導電層20的上表面20b。如圖1所示,阻焊劑30覆蓋導電層20的上表面20b的一部分。具體而言,於阻焊劑30設置有孔部31。Solder resist 30 is deposited on the upper surface 20b of conductive layer 20 such that a conductive layer 20 is sandwiched between it and substrate layer 10. As shown in FIG1, solder resist 30 covers a portion of the upper surface 20b of conductive layer 20. Specifically, a hole 31 is provided in solder resist 30.

導電層20中的俯視時與孔部31對應的部分為未被阻焊劑30覆蓋的非被覆部21。即,非被覆部21構成孔部31的底部。When viewed from above, the portion of the conductive layer 20 corresponding to the hole 31 is the uncovered portion 21 that is not covered by the solder resist 30. That is, the uncovered portion 21 constitutes the bottom of the hole 31.

如圖2所示,於導電層20的上表面20b中的與非被覆部21對應的區域設置有鍍敷膜40。例如,鍍敷膜40為錫鍍敷膜、鎳-錫鍍敷膜或鎳-無電解金鍍敷膜。於本實施形態中,鍍敷膜40為錫鍍敷膜。該錫鍍敷膜例如藉由將非被覆部21經由孔部31而露出的狀態的基板浸漬於鍍敷液中而形成。As shown in Figure 2, a plating film 40 is provided in the area corresponding to the non-coated portion 21 on the upper surface 20b of the conductive layer 20. For example, the plating film 40 is a tin plating film, a nickel-tin plating film, or a nickel-electrolytic gold plating film. In this embodiment, the plating film 40 is a tin plating film. This tin plating film is formed, for example, by immersing a substrate with the non-coated portion 21 exposed through the hole portion 31 in a plating solution.

如圖1所示,非被覆部21具有與安裝於基板1的電子零件連接的焊墊22、和自焊墊22沿與積層方向(Z軸方向)交叉的基板1的面方向延伸的擴大部23。於以下的說明中,將導電層20的上表面20b中的與焊墊22對應的區域稱為焊墊22的表面22a,亦將與擴大部23對應的區域稱為擴大部23的表面23a。As shown in FIG1, the non-covered portion 21 has a solder pad 22 that connects to an electronic component mounted on the substrate 1, and an extension portion 23 extending from the solder pad 22 along the surface direction of the substrate 1 that intersects the lamination direction (Z-axis direction). In the following description, the area in the upper surface 20b of the conductive layer 20 that corresponds to the solder pad 22 is referred to as the surface 22a of the solder pad 22, and the area that corresponds to the extension portion 23 is referred to as the surface 23a of the extension portion 23.

於本實施形態中,焊墊22為與安裝於基板1的電子零件的散熱電極(後述)連接的散熱焊墊。焊墊22的俯視時的形狀例如為多邊形、圓形或橢圓形。於本實施形態中,焊墊22的俯視時的形狀為長方形。具體而言,焊墊22的外緣221由分別沿著X軸方向及Y軸方向延伸的邊構成。In this embodiment, the solder pad 22 is a thermal solder pad connected to the thermal electrode (described later) of the electronic component mounted on the substrate 1. The shape of the solder pad 22 in top view is, for example, polygonal, circular, or elliptical. In this embodiment, the shape of the solder pad 22 in top view is rectangular. Specifically, the outer edge 221 of the solder pad 22 is composed of edges extending along the X-axis and Y-axis directions respectively.

擴大部23的俯視時的形狀例如為多邊形、圓形或橢圓形。於本實施形態中,擴大部23的俯視時的形狀為自焊墊22的外緣221沿著與該外緣221交叉的方向延伸的線形狀。詳細而言,擴大部23的俯視時的形狀為自焊墊22的外緣221的沿著Y軸方向延伸的部分起沿著X軸方向延伸的長方形。擴大部23的Y軸方向上的尺寸D2比焊墊22的Y軸方向上的尺寸D1小。The shape of the enlarged portion 23 in top view is, for example, polygonal, circular, or elliptical. In this embodiment, the shape of the enlarged portion 23 in top view is a linear shape extending from the outer edge 221 of the solder pad 22 in a direction intersecting the outer edge 221. More specifically, the shape of the enlarged portion 23 in top view is a rectangle extending from the portion extending along the Y-axis of the outer edge 221 of the solder pad 22 in the X-axis direction. The dimension D2 of the enlarged portion 23 in the Y-axis direction is smaller than the dimension D1 of the solder pad 22 in the Y-axis direction.

擴大部23具有俯視時為線形狀的至少一個線狀部24。於本實施形態中,擴大部23的整體構成一個線狀部24。即,線狀部24具有自焊墊22延伸的線形狀。於本實施形態中,線狀部24沿著X軸方向延伸。The enlarged portion 23 has at least one linear portion 24 that is linear in shape when viewed from above. In this embodiment, the enlarged portion 23 as a whole constitutes a linear portion 24. That is, the linear portion 24 has a linear shape extending from the solder pad 22. In this embodiment, the linear portion 24 extends along the X-axis direction.

於本實施形態中,擴大部23與焊墊22為一體,但不與設置於基板1的其他導體連接。即,擴大部23可不作為將焊墊與設置於基板1的導體連接的配線發揮功能。擴大部23的俯視時的面積可大於亦可小於焊墊22的俯視時的面積。In this embodiment, the enlargement 23 is integrated with the solder pad 22, but is not connected to other conductors disposed on the substrate 1. That is, the enlargement 23 may not function as a wiring device connecting the solder pad to the conductors disposed on the substrate 1. The area of the enlargement 23 in top view may be larger or smaller than the area of the solder pad 22 in top view.

如圖1所示,於阻焊劑30設置有形成於焊墊22的周圍的多個端子開口部32。於本實施形態中,八個端子開口部32以於Y軸方向上夾著焊墊22的方式設置。As shown in Figure 1, the solder resist 30 has multiple terminal openings 32 formed around the solder pad 22. In this embodiment, the eight terminal openings 32 are arranged such that they clamp the solder pad 22 in the Y-axis direction.

導電層20中的俯視時與各端子開口部32對應的部分構成端子電極部27。即,導電層20具有八個端子電極部27。端子電極部27於焊墊22的Y軸方向上的兩側各設置有四個。各端子電極部27與安裝於基板1的電子零件的端子連接。與非被覆部21同樣地,端子電極部27未被阻焊劑30覆蓋。The portion of the conductive layer 20 that corresponds to each terminal opening 32 when viewed from above constitutes a terminal electrode portion 27. That is, the conductive layer 20 has eight terminal electrode portions 27. Four terminal electrode portions 27 are provided on each side of the solder pad 22 in the Y-axis direction. Each terminal electrode portion 27 is connected to the terminal of an electronic component mounted on the substrate 1. Similar to the non-covered portion 21, the terminal electrode portions 27 are not covered by solder resist 30.

如圖1及圖2所示,於阻焊劑30上積層有外形顯示部50,所述外形顯示部50沿著與焊墊22連接的電子零件的安裝時的外形而形成。於本實施形態中,外形顯示部50的俯視時的形狀與俯視時具有長方形的形狀的電子零件對應,為由分別沿著X軸方向及Y軸方向延伸的邊構成的大致長方形。如圖1所示,於本實施形態中,擴大部23的一部分及焊墊22被外形顯示部50包圍。As shown in Figures 1 and 2, a shape display portion 50 is deposited on the solder resist 30. The shape display portion 50 is formed along the shape of the electronic component connected to the solder pad 22 during installation. In this embodiment, the top view shape of the shape display portion 50 corresponds to the rectangular shape of the electronic component in top view, and is a generally rectangular shape formed by sides extending along the X-axis and Y-axis directions respectively. As shown in Figure 1, in this embodiment, a portion of the enlarged portion 23 and the solder pad 22 are surrounded by the shape display portion 50.

參照圖3及圖4對在基板1安裝有電子零件110的模組100進行說明。圖3是包括圖1的基板的模組的平面圖。於圖3中,俯視時與電子零件110重覆的焊墊22及擴大部23的部分由虛線表示。圖4是圖3的模組的IV-IV線剖面圖。The module 100 on which electronic components 110 are mounted on substrate 1 will be described with reference to Figures 3 and 4. Figure 3 is a plan view of the module including the substrate of Figure 1. In Figure 3, the portions of the solder pads 22 and the enlarged portions 23 that overlap with the electronic components 110 when viewed from above are indicated by dashed lines. Figure 4 is a cross-sectional view of the module of Figure 3 along line IV-IV.

電子零件110例如為功率半導體、大規模積體電路(LSI)、電阻器、電容器等表面安裝零件。於本實施形態中,電子零件110形成為長方體。如圖4所示,於電子零件110的底面110a,設置有用於將電子零件110的內部產生的熱散熱至基板1的散熱電極111。Electronic component 110 may be a surface mount component such as a power semiconductor, a large-scale integrated circuit (LSI), a resistor, or a capacitor. In this embodiment, electronic component 110 is formed as a cuboid. As shown in FIG4, a heat dissipation electrode 111 is provided on the bottom surface 110a of electronic component 110 for dissipating heat generated inside electronic component 110 to substrate 1.

電子零件110的散熱電極111經由焊料120而與基板1的焊墊22連接。焊墊22可於俯視時的整個面中與散熱電極111連接,亦可於俯視時的僅一部分與散熱電極111連接。於本實施形態中,散熱電極111的俯視時的形狀及尺寸與焊墊22的俯視時的形狀及尺寸相同。因此,焊墊22的俯視時的整個面經由焊料120而與散熱電極111連接。The heat dissipation electrode 111 of the electronic component 110 is connected to the solder pad 22 of the substrate 1 via solder 120. The solder pad 22 may be connected to the heat dissipation electrode 111 over its entire surface when viewed from above, or it may be connected to only a portion of the heat dissipation electrode 111 when viewed from above. In this embodiment, the shape and size of the heat dissipation electrode 111 when viewed from above are the same as the shape and size of the solder pad 22 when viewed from above. Therefore, the entire surface of the solder pad 22 when viewed from above is connected to the heat dissipation electrode 111 via solder 120.

如圖3及圖4所示,焊料120不僅配置於焊墊22上,而且亦遍及俯視時的非被覆部21的整體而配置,進而亦配置於端子電極部27(參照圖1)。As shown in Figures 3 and 4, solder 120 is not only disposed on the solder pad 22, but also throughout the entire uncovered portion 21 when viewed from above, and further disposed on the terminal electrode portion 27 (see Figure 1).

如圖3所示,擴大部23的至少一部分於俯視時位於與電子零件110錯開的位置。即,擴大部23具有俯視時與電子零件110不重複的部分。擴大部23於積層方向(Z軸方向)上不與電子零件110連接。As shown in Figure 3, at least a portion of the enlargement 23 is located offset from the electronic component 110 when viewed from above. That is, the enlargement 23 has a portion that does not overlap with the electronic component 110 when viewed from above. The enlargement 23 is not connected to the electronic component 110 in the lamination direction (Z-axis direction).

各端子電極部27(參照圖1)經由設置於各端子電極部27上的焊料而與電子零件110所具有的外引線(outer lead)等端子連接。Each terminal electrode portion 27 (see FIG1) is connected to the terminals such as the outer lead of the electronic component 110 via solder provided on each terminal electrode portion 27.

對在基板1安裝電子零件110的方法的一例進行說明。首先,將包含將散熱電極111與焊墊22連接的焊料120的焊膏塗佈於基板1。具體而言,將焊膏塗佈於圖1所示的點劃線所包圍的區域PS1、區域PS2。區域PS1為俯視時由焊墊22及阻焊劑30中的與焊墊22鄰接的部分構成的區域。區域PS2為俯視時由擴大部23的至少一部分及阻焊劑30中的與擴大部23鄰接的部分構成的區域。例如,區域PS2的俯視時的面積大於擴大部23的俯視時的面積。例如,使用形成有與區域PS1、區域PS2的形狀對應的開口部的金屬遮罩來塗佈焊膏。An example of a method for mounting electronic component 110 on substrate 1 will be described. First, solder paste, including solder 120 that connects heat dissipation electrode 111 to solder pad 22, is applied to substrate 1. Specifically, the solder paste is applied to areas PS1 and PS2 enclosed by the dotted line shown in FIG1. Area PS1 is the area formed by solder pad 22 and the portion of solder resist 30 adjacent to solder pad 22 when viewed from above. Area PS2 is the area formed by at least a portion of enlargement 23 and the portion of solder resist 30 adjacent to enlargement 23 when viewed from above. For example, the area of area PS2 when viewed from above is larger than the area of enlargement 23 when viewed from above. For example, a metal mask with openings corresponding to the shapes of regions PS1 and PS2 is used to apply solder paste.

接下來,將電子零件110配置於基板1上。此時,散熱電極111與焊墊22上的焊膏接觸。另外,電子零件110的端子(未圖示)與塗佈於各端子電極部27上的焊膏接觸。Next, the electronic component 110 is disposed on the substrate 1. At this time, the heat dissipation electrode 111 is in contact with the solder paste on the solder pad 22. In addition, the terminals (not shown) of the electronic component 110 are in contact with the solder paste applied to the terminal electrode portions 27.

接下來,對配置有電子零件110的基板1例如於回流爐內進行加熱。藉此,焊膏中所含的焊料120熔融。於區域PS2中,阻焊劑30上的焊料120被阻焊劑30彈開,而如圖1中箭頭所示,移動至擴大部23。移動至擴大部23的焊料120沿著擴大部23朝向焊墊22流動。即,擴大部23作為用於使在區域PS2中位於阻焊劑30上的焊料120向焊墊22流動的流路發揮功能。Next, the substrate 1, on which the electronic components 110 are disposed, is heated, for example, in a reflow oven. Thereby, the solder 120 contained in the solder paste melts. In region PS2, the solder 120 on the solder resist 30 is deflected by the solder resist 30 and moves to the expansion section 23, as indicated by the arrow in FIG1. The solder 120 moving to the expansion section 23 flows along the expansion section 23 toward the solder pad 22. That is, the expansion section 23 functions as a flow path for the solder 120 located on the solder resist 30 in region PS2 to flow toward the solder pad 22.

藉此,除了塗佈於區域PS1的焊料120以外,塗佈於區域PS2的焊料120的至少一部分亦被供給至焊墊22。藉由對焊墊22供給多的焊料120,焊料120於焊墊22上沿Z方向高地隆起。因此,散熱電極111與焊墊22的基於焊料120的連接的可靠性提高。In this way, in addition to the solder 120 applied to area PS1, at least a portion of the solder 120 applied to area PS2 is also supplied to the solder pad 22. By supplying more solder 120 to the solder pad 22, the solder 120 rises higher on the solder pad 22 along the Z direction. Therefore, the reliability of the solder 120-based connection between the heat dissipation electrode 111 and the solder pad 22 is improved.

根據第一實施形態的基板1,設置有自焊墊22延伸的擴大部23。當於擴大部23上及擴大部23的周圍的阻焊劑30上(即,區域PS2)配置焊料120(焊膏)並使其熔融時,擴大部23的周圍的阻焊劑30上的焊料流入擴大部23。藉此,擴大部23上的焊料120的量過剩。擴大部23上的焊料120的過剩部分被供給至焊墊22。藉此,與無擴大部23的結構相比較,可增加供給至焊墊22的焊料120的量。因此,可提高散熱電極111與焊墊22的基於焊料120的連接的可靠性。According to the substrate 1 of the first embodiment, an extension 23 extending from the solder pad 22 is provided. When solder 120 (solder paste) is applied to the extension 23 and the solder resist 30 around the extension 23 (i.e., area PS2) and melted, the solder on the solder resist 30 around the extension 23 flows into the extension 23. As a result, there is an excess of solder 120 on the extension 23. This excess portion of solder 120 on the extension 23 is supplied to the solder pad 22. Therefore, compared to a structure without the extension 23, the amount of solder 120 supplied to the solder pad 22 can be increased. Consequently, the reliability of the solder 120-based connection between the heat dissipation electrode 111 and the solder pad 22 can be improved.

另外,於本揭示的基板1中,即便阻焊劑30僅為一層,亦可增加供給至焊墊22的焊料的量。因此,與需要兩層以上的阻焊劑的現有的基板相比較,可降低基板的製造中的步驟數及基板的製造所耗費的成本。Furthermore, in the substrate 1 disclosed herein, even if the solder resist 30 is only one layer, the amount of solder supplied to the solder pad 22 can be increased. Therefore, compared with existing substrates that require two or more layers of solder resist, the number of steps in the substrate manufacturing process and the cost of substrate manufacturing can be reduced.

另外,根據第一實施形態的基板1,擴大部23具有至少一個線狀部24。於為線形狀的線狀部24中,熔融的焊料120的流動容易沿著線狀部24的延伸方向定向。因此,與擴大部23不具有線狀部24的結構相比較,擴大部23上的焊料120更容易朝向焊墊22流動。因此,可更確實地增加供給至焊墊22的焊料120的量。Furthermore, according to the substrate 1 of the first embodiment, the enlarged portion 23 has at least one linear portion 24. In the linear portion 24, which is linear in shape, the flow of molten solder 120 is easily oriented along the extending direction of the linear portion 24. Therefore, compared to a structure where the enlarged portion 23 does not have a linear portion 24, the solder 120 on the enlarged portion 23 flows more easily toward the solder pad 22. Therefore, the amount of solder 120 supplied to the solder pad 22 can be increased more reliably.

另外,根據第一實施形態的基板,於擴大部23的表面23a設置有鍍敷膜40。藉由設置鍍敷膜40,擴大部23上的焊料120的潤濕性提高。藉此,與未設置鍍敷膜40的結構相比較,熔融的焊料120更容易於擴大部23上流動。因此,可更確實地增加供給至焊墊22的焊料120的量。Furthermore, according to the substrate of the first embodiment, a plating film 40 is provided on the surface 23a of the expanded portion 23. By providing the plating film 40, the wettability of the solder 120 on the expanded portion 23 is improved. As a result, compared with the structure without the plating film 40, the molten solder 120 flows more easily on the expanded portion 23. Therefore, the amount of solder 120 supplied to the solder pad 22 can be increased more reliably.

另外,根據第一實施形態的模組100,如上所述,將焊墊22與散熱電極111連接的焊料120的量和經由擴大部23將焊料120供給至焊墊22的量相應地變多。因此,焊墊22與散熱電極111的基於焊料120的連接的可靠性提高。Furthermore, according to the first embodiment of the module 100, as described above, the amount of solder 120 connecting the pad 22 to the heat dissipation electrode 111 and the amount of solder 120 supplied to the pad 22 via the expansion section 23 are correspondingly increased. Therefore, the reliability of the solder 120-based connection between the pad 22 and the heat dissipation electrode 111 is improved.

<第二實施形態> 參照圖5對本揭示的第二實施形態的基板進行說明。圖5是本揭示的第二實施形態的基板的平面圖。 <Second Embodiment> The substrate of the second embodiment of this disclosure will be described with reference to FIG. 5. FIG. 5 is a plan view of the substrate of the second embodiment of this disclosure.

第二實施形態的基板1A於擴大部23、擴大部23A的俯視時的形狀這一方面與第一實施形態的基板1不同。再者,於以下的第二實施形態的說明中,有時對與基板1相同的結構標註相同的參照符號並省略說明。The shape of the substrate 1A in the second embodiment when viewed from above in terms of the enlarged portion 23 and the enlarged portion 23A differs from that of the substrate 1 in the first embodiment. Furthermore, in the following description of the second embodiment, the same reference numerals are sometimes used to mark structures identical to those of the substrate 1, and the description is omitted.

如圖5所示,基板1A中的擴大部23A具有俯視時自焊墊22延伸的線狀部24、與自線狀部24分支並呈線狀延伸的一個以上的分支部25。於本實施形態中,擴大部23A具有十根分支部25。十根分支部25於線狀部24的Y軸方向上的兩側延伸有各五根。於本實施形態中,十根分支部25相互不連接而是分離設置。As shown in Figure 5, the enlarged portion 23A in the substrate 1A has a linear portion 24 extending from the solder pad 22 when viewed from above, and one or more branch portions 25 branching from the linear portion 24 and extending linearly. In this embodiment, the enlarged portion 23A has ten branch portions 25. Five of the ten branch portions 25 extend on each side of the linear portion 24 in the Y-axis direction. In this embodiment, the ten branch portions 25 are not connected to each other but are arranged separately.

各分支部25具有與線狀部24連接的基端部25a、和其相反側的端部即末端部25b。各分支部25例如為直線狀或曲線狀。於本實施形態中,十根分支部25為直線狀,以相對於線狀部24呈線對稱的方式形成。即,十根分支部25的長度相同。另外,十根分支部25的各者與線狀部24所成的角度相同。Each branch 25 has a base end 25a connected to the linear portion 24, and an end portion 25b on the opposite side. Each branch 25 can be, for example, straight or curved. In this embodiment, the ten branches 25 are straight and formed in a linearly symmetrical manner with respect to the linear portion 24. That is, the ten branches 25 have the same length. In addition, each of the ten branches 25 forms the same angle with the linear portion 24.

各分支部25以隨著自末端部25b朝向基端部25a而於線狀部24的延伸方向(X軸方向)上接近焊墊22的方式延伸。Each branch 25 extends in a manner that approaches the pad 22 in the extension direction (X-axis direction) of the linear portion 24 from the end portion 25b toward the base end portion 25a.

於在基板1A安裝電子零件110(參照圖3)的情況下,供焊膏塗佈的區域PS2例如以包含所有的分支部25的末端部25b的方式設置。When an electronic component 110 is mounted on a substrate 1A (see FIG3), the area PS2 for solder paste application is provided, for example, in a manner that includes the end portion 25b of all branches 25.

根據第二實施形態的基板1A,擴大部23具有自線狀部24分支並延伸的至少一個分支部25。藉由設置分支部25,可自阻焊劑30上的更廣的區域經由擴大部23向焊墊22供給焊料120。換言之,與無分支部25的結構相比較,可擴大能夠供要供給至焊墊22的焊料120(焊膏)塗佈的區域。因此,可進一步增加供給至焊墊22的焊料120的量。According to the substrate 1A of the second embodiment, the enlargement 23 has at least one branch 25 that branches off from and extends from the linear portion 24. By providing the branch 25, solder 120 can be supplied to the solder pad 22 from a wider area on the solder resist 30 via the enlargement 23. In other words, compared with a structure without the branch 25, the area where solder 120 (solder paste) to be supplied to the solder pad 22 can be applied can be expanded. Therefore, the amount of solder 120 supplied to the solder pad 22 can be further increased.

另外,位於阻焊劑30中的由線狀部24與分支部25夾著的區域上的焊料120可流入線狀部24及分支部25中的任一者。因此,位於該區域上的焊料120於熔融時不易殘存於阻焊劑30上,容易經由擴大部23而被供給至焊墊22。Furthermore, the solder 120 located in the area sandwiched between the linear portion 24 and the branch portion 25 in the solder resist 30 can flow into either the linear portion 24 or the branch portion 25. Therefore, the solder 120 located in this area is less likely to remain on the solder resist 30 when it melts, and can be easily supplied to the solder pad 22 through the expansion portion 23.

另外,於多個分支部25相互排列延伸的情況下,位於夾在該些之間的區域上的焊料120可流入任一分支部25。因此,位於該區域上的焊料120於熔融時不易殘存於阻焊劑30上,容易經由擴大部23而被供給至焊墊22。因此,可更確實地對焊墊22供給在區域PS2中配置於阻焊劑30上的焊料120。Furthermore, when multiple branches 25 extend and are arranged in a mutually extending manner, the solder 120 located in the area sandwiched between them can flow into any branch 25. Therefore, the solder 120 located in this area is less likely to remain on the solder resist 30 when it melts, and can be easily supplied to the solder pad 22 via the expansion section 23. Therefore, the solder 120 disposed on the solder resist 30 in the area PS2 can be supplied to the solder pad 22 more reliably.

另外,根據第二實施形態的基板1A,各分支部25具有以隨著自末端部25b朝向基端部25a而於線狀部24的延伸方向上接近焊墊22的方式延伸的形狀。因此,於線狀部24中流動的焊料120的流動於線狀部24與分支部25的合流部中不易被於分支部25中流動的焊料120的流動阻礙。因此,與各分支部25具有所述形狀以外的形狀的結構相比較,容易朝向焊墊22流動。因此,可更確實地增加供給至焊墊22的焊料120的量。Furthermore, according to the substrate 1A of the second embodiment, each branch 25 has a shape that extends toward the solder pad 22 in the extending direction of the linear portion 24 from the end portion 25b toward the base end portion 25a. Therefore, the flow of solder 120 flowing in the linear portion 24 is less likely to be obstructed at the confluence of the linear portion 24 and the branch 25. Therefore, compared to structures where each branch 25 has a shape other than the aforementioned shape, it is easier for the solder to flow toward the solder pad 22. Therefore, the amount of solder 120 supplied to the solder pad 22 can be increased more reliably.

<第三實施形態> 參照圖6對本揭示的第三實施形態的基板進行說明。圖6是本揭示的第三實施形態的基板的平面圖。 <Third Embodiment> The substrate of the third embodiment of this disclosure will be described with reference to FIG. 6. FIG. 6 is a plan view of the substrate of the third embodiment of this disclosure.

第三實施形態的基板1B於擴大部23、擴大部23B的俯視時的形狀這一方面與第一實施形態的基板1不同。再者,於以下的第三實施形態的說明中,有時對與基板1相同的結構標註相同的參照符號並省略說明。The shape of the substrate 1B in the third embodiment, when viewed from above, differs from that of the substrate 1 in the first embodiment. Furthermore, in the following description of the third embodiment, the same reference numerals are sometimes used for structures identical to those of the substrate 1, and the description is omitted.

如圖6所示,基板1B中的擴大部23B於俯視時具有多個線狀部24。於本實施形態中,設置有自焊墊22的外緣221的不同的位置分別延伸的三個線狀部24。換言之,擴大部23B與焊墊22的連接部分被設置有多個。三個線狀部24沿著X軸方向排列延伸,且相互分離。As shown in Figure 6, the enlarged portion 23B in the substrate 1B has multiple linear portions 24 when viewed from above. In this embodiment, three linear portions 24 are provided, each extending from a different position on the outer edge 221 of the solder pad 22. In other words, multiple connection portions are provided between the enlarged portion 23B and the solder pad 22. The three linear portions 24 extend along the X-axis and are separated from each other.

於在基板1B安裝電子零件110(參照圖3)的情況下,如圖6所示,供焊膏塗佈的區域PS2亦可設置於三個線狀部24的各者。於該情況下,各區域PS2為俯視時由一個線狀部24及阻焊劑30的與該線狀部24鄰接的部分構成的區域。或者,一個區域PS2亦可包含三個線狀部24及阻焊劑30的與各線狀部24鄰接的部分。When electronic components 110 are mounted on substrate 1B (see FIG. 3), as shown in FIG. 6, the area PS2 for solder paste application can also be provided in each of the three linear portions 24. In this case, each area PS2 is an area formed by a linear portion 24 and the portion of solder resist 30 adjacent to the linear portion 24 when viewed from above. Alternatively, an area PS2 may also include three linear portions 24 and the portions of solder resist 30 adjacent to each linear portion 24.

根據第三實施形態的基板1B,擴大部23B與焊墊22的連接部分被設置有多個。因此,與只設置有一個該連接部分的結構相比較,於一定時間內能夠自擴大部23B供給至焊墊22的焊料120的量增加。藉此,可進一步增加供給至焊墊22的焊料120的量。According to the substrate 1B of the third embodiment, multiple connection portions are provided between the expansion portion 23B and the solder pad 22. Therefore, compared with a structure having only one connection portion, the amount of solder 120 that can be supplied from the expansion portion 23B to the solder pad 22 within a certain time is increased. This further increases the amount of solder 120 supplied to the solder pad 22.

<第四實施形態> 參照圖7對本揭示的第四實施形態的基板進行說明。圖7是本揭示的第四實施形態的基板的平面圖。 <Fourth Embodiment> The substrate of the fourth embodiment of this disclosure will be described with reference to FIG. 7. FIG. 7 is a plan view of the substrate of the fourth embodiment of this disclosure.

第四實施形態的基板1C於擴大部23、擴大部23C的俯視時的形狀這一方面與第一實施形態的基板1不同。另外,於基板1C的焊墊22C設置有沿著積層方向(Z軸方向)貫通導電層20的貫通孔222。另外,於基板1C未設置外形顯示部50。再者,於以下的第四實施形態的說明中,有時對與基板1相同的結構標註相同的參照符號並省略說明。The substrate 1C of the fourth embodiment differs from the substrate 1 of the first embodiment in that the shapes of the enlarged portions 23 and 23C when viewed from above. Furthermore, a through-hole 222 is provided on the solder pads 22C of the substrate 1C, penetrating the conductive layer 20 along the lamination direction (Z-axis direction). Additionally, the substrate 1C does not have a shape display portion 50. Moreover, in the following description of the fourth embodiment, the same reference numerals are sometimes used for structures identical to those of the substrate 1, and descriptions are omitted.

如圖7所示,基板1C中的焊墊22C為俯視時非被覆部21中的被將多個端子電極部27的外緣連結的假想直線VL(圖7中的虛線)包圍的部分。假想直線VL例如以使該假想直線VL所包圍的區域的面積變得最大的方式將多個端子電極部27的外緣連結。另一方面,擴大部23C位於較假想直線VL更靠外方處。As shown in Figure 7, the solder pad 22C in the substrate 1C is the portion of the non-covered portion 21 that is surrounded by an imaginary straight line VL (the dashed line in Figure 7) that connects the outer edges of multiple terminal electrode portions 27 when viewed from above. The imaginary straight line VL connects the outer edges of the multiple terminal electrode portions 27 in a manner that maximizes the area enclosed by the imaginary straight line VL. On the other hand, the enlarged portion 23C is located further outward than the imaginary straight line VL.

於基板1C的一部分設置有多個貫通孔222。於第四實施形態中,貫通孔222設置於基板1C中的焊墊22C,但未設置於基板1C中的擴大部23C。多個貫通孔222以形成沿著Y軸方向延伸且於X軸方向上排列的多個列的方式形成。於各列中,貫通孔222等間隔地配置。所述多個列為包含兩個列的組於X軸方向上排列而成者。於該兩個列中,其中一列的貫通孔222於Y軸方向上與另一列的貫通孔222錯開。各組的其中一列的貫通孔222彼此沿著X軸方向排布,各組的另一列的貫通孔222彼此亦沿著X軸方向排布。即,多個貫通孔222亦構成沿著Y軸方向排列的多個列。A plurality of through holes 222 are provided on a portion of the substrate 1C. In a fourth embodiment, the through holes 222 are provided on the pads 22C in the substrate 1C, but not on the expansion portion 23C in the substrate 1C. The plurality of through holes 222 are formed in a manner that creates a plurality of columns extending along the Y-axis and arranged in the X-axis direction. In each column, the through holes 222 are arranged at equal intervals. The plurality of columns are formed by arranging two columns in the X-axis direction. In the two columns, the through holes 222 of one column are staggered from the through holes 222 of the other column in the Y-axis direction. The through holes 222 of one column in each group are arranged relative to each other along the X-axis direction, and the through holes 222 of the other column in each group are also arranged relative to each other along the X-axis direction. That is, the multiple through holes 222 also constitute multiple columns arranged along the Y-axis direction.

於本實施形態中,貫通孔222為通孔(through hole)。即,設置於焊墊22C的貫通孔222於積層方向(Z軸方向)上貫通基材層10、導電層20及鍍敷膜40。另外,於基板1C的俯視時,形成於設置有阻焊劑30的區域的貫通孔222貫通基材層10、導電層20、阻焊劑30及鍍敷膜40。In this embodiment, the through hole 222 is a through hole. That is, the through hole 222 provided on the solder pad 22C penetrates the substrate layer 10, the conductive layer 20, and the plating film 40 in the lamination direction (Z-axis direction). In addition, when viewed from above on the substrate 1C, the through hole 222 formed in the area where the solder resist 30 is provided penetrates the substrate layer 10, the conductive layer 20, the solder resist 30, and the plating film 40.

擴大部23C具有俯視時相對於X軸方向以30度左右的角度傾斜並延伸的一根線狀部24C、與30根第一分支部25C。第一分支部25C對應於第二實施形態的分支部25。即,各第一分支部25C自線狀部24C分支並呈線狀延伸。The enlarged portion 23C has a linear portion 24C that extends at an angle of approximately 30 degrees relative to the X-axis when viewed from above, and 30 first branch portions 25C. The first branch portions 25C correspond to the branch portions 25 in the second embodiment. That is, each first branch portion 25C branches from the linear portion 24C and extends linearly.

擴大部23C更具有自一個第一分支部25C分支出的直線狀的第二分支部26。於本實施形態中,設置有四個第二分支部26。如圖7所示,擴大部23C於與貫通孔222錯開的位置延伸。由於未於擴大部23C設置貫通孔222,因此於向基板1C安裝電子零件110時,於擴大部23C中流動的焊料120不會於擴大部23C進入貫通孔222。藉此,自擴大部23C供給至焊墊22C的焊料120的減少得到抑制。The enlarged portion 23C further has a straight second branch 26 branching from a first branch 25C. In this embodiment, four second branches 26 are provided. As shown in FIG7, the enlarged portion 23C extends at a position offset from the through-hole 222. Since the through-hole 222 is not provided in the enlarged portion 23C, the solder 120 flowing in the enlarged portion 23C will not enter the through-hole 222 when the electronic component 110 is mounted on the substrate 1C. Thereby, the reduction of solder 120 supplied from the enlarged portion 23C to the solder pad 22C is suppressed.

根據第四實施形態的基板1C,於焊墊22設置有沿著積層方向(Z軸方向)貫通導電層20的貫通孔222。於在基板1C安裝電子零件110(參照圖3)的情況下,於焊墊22上熔融的焊料120進入設置於焊墊22的貫通孔222。藉由在貫通孔222中填充焊料120,從而自電子零件110的散熱電極111傳導至焊墊22的熱經由貫通孔222內的焊料120,向基板1C的與安裝電子零件110的面相反的一側的面散熱。According to the fourth embodiment of the substrate 1C, a through-hole 222 is provided on the solder pad 22, which penetrates the conductive layer 20 along the lamination direction (Z-axis direction). When the electronic component 110 (see FIG. 3) is mounted on the substrate 1C, the solder 120 molten on the solder pad 22 enters the through-hole 222 provided in the solder pad 22. By filling the through-hole 222 with solder 120, the heat conducted from the heat dissipation electrode 111 of the electronic component 110 to the solder pad 22 is dissipated to the side of the substrate 1C opposite to the side where the electronic component 110 is mounted through the solder 120 in the through-hole 222.

焊墊22上的焊料120進入貫通孔222,並且配置於區域PS2的焊料120被引入焊墊22。藉此,自區域PS2向焊墊22供給焊料120,因此儘管焊料120被填充至貫通孔222,但焊墊22上的焊料120的不足得到抑制。因此,即便於形成有貫通孔222的焊墊22中,亦可提高焊墊22與散熱電極111的基於焊料120的連接的可靠性。另外,於焊墊22上焊料120不易不足,因此可提高焊料120對形成於焊墊22的貫通孔222的填充率。因此,可提高電子零件110的散熱性。Solder 120 on pad 22 enters through-hole 222, and solder 120 disposed in region PS2 is introduced into pad 22. Thus, solder 120 is supplied from region PS2 to pad 22, so even though solder 120 fills through-hole 222, insufficient solder 120 on pad 22 is suppressed. Therefore, even in pad 22 with through-hole 222, the reliability of the solder 120-based connection between pad 22 and heat dissipation electrode 111 can be improved. Furthermore, insufficient solder 120 on pad 22 is less likely, thus increasing the filling rate of solder 120 in through-hole 222 formed in pad 22. Therefore, the heat dissipation of electronic component 110 can be improved.

再者,本揭示並不限定於所述實施形態,可藉由其他各種態樣來實施。例如,於第一實施形態中,設為焊墊22與電子零件110的散熱電極111連接,但本揭示並不限定於此。例如,焊墊22亦可經由焊料而與電子零件110的端子連接。於該情況下,供給至焊墊22上的焊料120的量亦增加,焊料120高地隆起。藉此,即便於焊墊22的表面22a與端子的距離因該端子的長度或角度的公差而產生偏差的情況下,亦可藉由焊料120更確實地將焊墊22與端子連接。Furthermore, this disclosure is not limited to the described embodiment and can be implemented in various other forms. For example, in the first embodiment, the solder pad 22 is connected to the heat dissipation electrode 111 of the electronic component 110, but this disclosure is not limited to this. For example, the solder pad 22 can also be connected to the terminal of the electronic component 110 via solder. In this case, the amount of solder 120 supplied to the solder pad 22 is increased, and the solder 120 is raised. Thereby, even if the distance between the surface 22a of the solder pad 22 and the terminal deviates due to the tolerance of the length or angle of the terminal, the solder 120 can more reliably connect the solder pad 22 to the terminal.

另外,於第一實施形態中,設為將鍍敷膜40設置於導電層20的上表面20b中的與非被覆部21對應的區域,但本揭示並不限定於此。例如,鍍敷膜40亦可僅設置於上表面20b中的與擴大部23對應的區域,而不設置於與焊墊22對應的區域。另外,鍍敷膜40亦可設置於導電層20的上表面20b的整個面,亦可不設置於基板1。In the first embodiment, the plating film 40 is disposed in the area corresponding to the non-covered portion 21 on the upper surface 20b of the conductive layer 20, but this disclosure is not limited to this. For example, the plating film 40 may be disposed only in the area corresponding to the enlarged portion 23 on the upper surface 20b, and not in the area corresponding to the solder pad 22. Alternatively, the plating film 40 may be disposed on the entire surface of the upper surface 20b of the conductive layer 20, or it may not be disposed on the substrate 1.

另外,於上文中,設為焊墊22的俯視時的整個面與散熱電極111連接,但本揭示並不限定於此。例如,焊墊22亦可比散熱電極111大,僅焊墊22的一部分與散熱電極111連接。Additionally, as stated above, the entire surface of the solder pad 22 in top view is connected to the heat dissipation electrode 111, but this disclosure is not limited to this. For example, the solder pad 22 may also be larger than the heat dissipation electrode 111, with only a portion of the solder pad 22 connected to the heat dissipation electrode 111.

另外,於第一實施形態中,設為遍及非被覆部21的俯視時的整個面來配置焊料120,但本揭示並不限定於此。例如,焊料120亦可配置於擴大部23的一部分及焊墊22的整個面。此時,焊墊22上的焊料與擴大部23上的焊料亦可為一體。In addition, in the first embodiment, the solder 120 is disposed across the entire surface of the uncovered portion 21 in a top view, but this disclosure is not limited to this. For example, the solder 120 may also be disposed on a portion of the expanded portion 23 and the entire surface of the solder pad 22. In this case, the solder on the solder pad 22 and the solder on the expanded portion 23 may also be integral.

另外,於第二實施形態中,設為多個分支部25以相對於線狀部24呈線對稱的方式形成,但本揭示並不限定於此。例如,多個分支部25亦可偏集於線狀部24的Y軸方向上的兩側來配置。多個分支部25的俯視時的形狀亦可相互不同。In the second embodiment, multiple branches 25 are formed in a linearly symmetrical manner relative to the linear portion 24, but this disclosure is not limited to this. For example, the multiple branches 25 may also be arranged offset on both sides of the linear portion 24 in the Y-axis direction. The shapes of the multiple branches 25 in top view may also be different from each other.

另外,於第四實施形態中,設為焊墊22為被將多個端子電極部27的外緣連結的假想直線VL包圍的部分,但本揭示並不限定於此。例如,焊墊22亦可為俯視時非被覆部21中的被外形顯示部50(參照圖1)包圍的部分。此時,擴大部23C亦可為俯視時非被覆部21中的較外形顯示部50更靠外方的部分。In another embodiment, the solder pad 22 is described as the portion surrounded by an imaginary straight line VL connecting the outer edges of the plurality of terminal electrode portions 27, but this disclosure is not limited to this. For example, the solder pad 22 may also be the portion of the non-covered portion 21 that is surrounded by the outline display portion 50 (see FIG. 1) when viewed from above. In this case, the enlarged portion 23C may also be the portion of the non-covered portion 21 that is further outward than the outline display portion 50 when viewed from above.

另外,於第一實施形態中,設為設置於阻焊劑30上的外形顯示部50(參照圖1)沿著平面中的電子零件的安裝時的外形而形成,但本揭示並不限定於此。例如,外形顯示部50亦可僅沿俯視時為長方形的電子零件110的外形中的四個角部而形成。於該情況下,焊墊22亦可為俯視時非被覆部21中的被四個外形顯示部50及將該些連結的假想直線包圍的部分。In addition, in the first embodiment, the outline display portion 50 (see FIG. 1) disposed on the solder resist 30 is formed along the outline of the electronic component when it is installed in the plane, but this disclosure is not limited to this. For example, the outline display portion 50 may also be formed only along the four corners of the outline of the electronic component 110, which is rectangular when viewed from above. In this case, the solder pad 22 may also be the portion of the non-covered portion 21 that is surrounded by the four outline display portions 50 and the imaginary straight lines connecting them when viewed from above.

藉由適宜地組合所述各種實施形態或變形例中的任意的實施形態或變形例,可發揮各自所具有的效果。另外,能夠進行實施形態彼此的組合、實施例彼此的組合、或者實施形態與實施例的組合,並且亦能夠進行不同的實施形態或實施例中的特徵彼此的組合。By appropriately combining any of the various embodiments or variations, their respective effects can be achieved. Furthermore, it is possible to combine embodiments with each other, embodiments with each other, or embodiments with embodiments, and it is also possible to combine features of different embodiments with each other.

雖參照隨附圖式並結合較佳的實施形態充分地記載了本揭示,但對於熟習此項技術的人員而言,各種變形或修正是顯而易見的。應理解為此種變形或修正只要不脫離基於隨附的申請專利範圍的本揭示的範圍,則包含於其中。Although this disclosure is fully described with reference to the accompanying drawings and in conjunction with preferred embodiments, various modifications or alterations will be apparent to those skilled in the art. It should be understood that such modifications or alterations are included therein, provided they do not depart from the scope of this disclosure based on the appended patent application.

以上,參照圖式對本揭示中的各種實施形態詳細地進行了說明,最後,對本揭示的各種態樣進行說明。再者,於以下的說明中,作為一例,亦附加了參照符號來進行記載。The various embodiments of this disclosure have been explained in detail above with reference to the figures. Finally, the various forms of this disclosure are explained. Furthermore, in the following description, reference symbols are also added as examples.

根據本揭示的第一態樣,提供一種基板(1、1A~1C),包括: 基材層(10); 導電層(20),積層於所述基材層(10);以及 阻焊劑(30),以於與所述基材層(10)之間夾著所述導電層(20)的方式積層於所述導電層(20), 所述導電層(20)具有自所述基材層(10)、所述導電層(20)及所述阻焊劑(30)的積層方向觀察的俯視時未被所述阻焊劑(30)覆蓋的非被覆部(21), 所述非被覆部(21)具有與電子零件連接的焊墊(22、22C)、和俯視時自所述焊墊(22、22C)延伸的擴大部(23、23A~23C)。 According to the first aspect disclosed herein, a substrate (1, 1A-1C) is provided, comprising: a substrate layer (10); a conductive layer (20) deposited on the substrate layer (10); and a solder resist (30) deposited on the conductive layer (20) such that the conductive layer (20) is sandwiched between the conductive layer (20) and the substrate layer (10), the conductive layer (20) has a non-covered portion (21) not covered by the solder resist (30) when viewed from the stacking direction of the substrate layer (10), the conductive layer (20), and the solder resist (30), The uncoated portion (21) has solder pads (22, 22C) for connection to electronic components, and enlargements (23, 23A-23C) extending from the solder pads (22, 22C) when viewed from above.

根據本揭示的第二態樣,提供第一態樣中記載的基板(1、1A~1C),其中所述擴大部(23、23A~23C)具有俯視時為線形狀的至少一個線狀部(24、24C)。According to the second aspect of this disclosure, a substrate (1, 1A to 1C) as described in the first aspect is provided, wherein the enlarged portion (23, 23A to 23C) has at least one linear portion (24, 24C) that is linear in shape when viewed from above.

根據本揭示的第三態樣,提供第二態樣中記載的基板(1A、1C),其中所述擴大部(23A、23C)具有俯視時自所述線狀部(24、24C)呈線狀延伸的一個以上的分支部(25)。According to the third aspect of this disclosure, a substrate (1A, 1C) as described in the second aspect is provided, wherein the enlarged portion (23A, 23C) has one or more branches (25) extending linearly from the linear portion (24, 24C) when viewed from above.

根據本揭示的第四態樣,提供第三態樣中記載的基板(1A、1C),其中 至少一個所述分支部(25)具有與所述線狀部(24、24C)連接的基端部(25a)、和與所述基端部(25a)為相反側的端部即末端部(25b), 所述分支部(25)以隨著自所述末端部(25b)朝向所述基端部(25a)而於所述線狀部(24、24C)的延伸方向上接近所述焊墊(22、22C)的方式延伸。 According to the fourth aspect of this disclosure, a substrate (1A, 1C) as described in the third aspect is provided, wherein at least one of the branches (25) has a base end portion (25a) connected to the linear portion (24, 24C), and an end portion (25b) opposite to the base end portion (25a), the branch portion (25) extends in a manner that approaches the solder pad (22, 22C) in the extending direction of the linear portion (24, 24C) from the end portion (25b) toward the base end portion (25a).

根據本揭示的第五態樣,提供第一態樣至第四態樣中的任一態樣記載的基板(1、1A~1C),其中於所述擴大部(23、23A~23C)的表面(23a)設置有鍍敷膜(40)。According to the fifth state pattern disclosed herein, a substrate (1, 1A to 1C) containing any one of the first to fourth state patterns is provided, wherein a coating film (40) is provided on the surface (23a) of the enlarged portion (23, 23A to 23C).

根據本揭示的第六態樣,提供第一態樣至第五態樣中的任一態樣記載的基板(1C),其中於所述焊墊(22C)設置有沿著積層方向貫通所述導電層(20)的貫通孔(222)。According to the sixth state of this disclosure, a substrate (1C) recorded in any of the first to fifth state samples is provided, wherein a through hole (222) is provided in the pad (22C) to penetrate the conductive layer (20) along the stacking direction.

根據本揭示的第七態樣,提供第一態樣至第六態樣中的任一態樣記載的基板(1、1A、1B),具有外形顯示部(50), 所述外形顯示部(50)以於與所述導電層(20)之間夾著所述阻焊劑(30)的方式積層於所述阻焊劑(30),且俯視時沿著與所述非被覆部(21)連接時的所述電子零件的外形而形成, 所述焊墊(22、22C)為所述非被覆部(21)中的俯視時被所述外形顯示部(50)包圍的部分, 所述擴大部(23、23A、23B)於俯視時位於較所述外形顯示部(50)更靠外方處。 According to the seventh state pattern disclosed herein, a substrate (1, 1A, 1B) provided with any one of the first to sixth state patterns has a shape display portion (50). The shape display portion (50) is deposited on the solder resist (30) such that the solder resist (30) is sandwiched between the conductive layer (20), and is formed, when viewed from above, along the shape of the electronic component when connected to the uncovered portion (21). The solder pads (22, 22C) are portions of the uncovered portion (21) that are surrounded by the shape display portion (50) when viewed from above. The enlarged portions (23, 23A, 23B) are located further outward than the shape display portion (50) when viewed from above.

根據本揭示的第八態樣,提供第一態樣至第六態樣中的任一態樣記載的基板(1C),其中 所述導電層(20)具有俯視時未被所述阻焊劑(30)覆蓋的多個端子電極部(27), 所述焊墊(22C)為所述非被覆部(21)中的俯視時被將多個所述端子電極部(27)的外緣連結的假想直線包圍的部分, 所述擴大部(23C)於俯視時位於較將多個所述端子電極部(27)連結的所述假想直線更靠外方處。 According to the eighth state of this disclosure, a substrate (1C) recorded in any of the first to sixth states is provided, wherein: The conductive layer (20) has a plurality of terminal electrode portions (27) not covered by the solder resist (30) when viewed from above; The solder pad (22C) is the portion of the uncovered portion (21) surrounded by an imaginary straight line connecting the outer edges of the plurality of terminal electrode portions (27) when viewed from above; The enlarged portion (23C) is located further outward than the imaginary straight line connecting the plurality of terminal electrode portions (27) when viewed from above.

根據本揭示的第九態樣,提供一種模組(100),包括: 第一態樣至第八態樣中的任一態樣記載的基板(1);以及 與所述焊墊(22)連接的電子零件(110), 所述擴大部(23)的至少一部分於俯視時位於與所述電子零件(110)錯開的位置。 [產業上的可利用性] According to the ninth state pattern disclosed herein, a module (100) is provided, comprising: a substrate (1) recorded in any of the first to eighth state patterns; and an electronic component (110) connected to the solder pad (22), at least a portion of the enlargement (23) being positioned offset from the electronic component (110) in a top view. [Industrial Applicability]

於本揭示的基板中,能夠對焊墊供給更多的焊料,因此作為安裝表面安裝零件、例如功率半導體或LSI的基板而有用。The substrate disclosed herein can supply more solder to the pads, thus making it useful as a substrate for mounting surface mount components, such as power semiconductors or LSIs.

1、1A~1C:基板 10:基材層 20:導電層 20a:下表面 20b:上表面 21:非被覆部 22、22C:焊墊 22a:表面 221:外緣 222:貫通孔 23、23A~23C:擴大部 23a:表面 24、24C:線狀部 25:分支部 25C:第一分支部 25a:基端部 25b:末端部 26:第二分支部 27:端子電極部 30:阻焊劑 31:孔部 32:端子開口部 40:鍍敷膜 50:外形顯示部 100:模組 110:電子零件 110a:底面 111:散熱電極 120:焊料 D1、D2:尺寸 PS1:焊膏塗佈區域/區域 PS2:焊膏塗佈區域/區域 VL:假想直線 X、Y、Z:方向 1. 1A-1C: Substrate 10: Substrate Layer 20: Conductive Layer 20a: Lower Surface 20b: Upper Surface 21: Non-coated Part 22. 22C: Solder Pad 22a: Surface 221: Outer Edge 222: Through Hole 23. 23A-23C: Enlarged Part 23a: Surface 24. 24C: Linear Part 25: Branch Part 25C: First Branch Part 25a: Base End 25b: End Part 26: Second Branch Part 27: Terminal Electrode Part 30: Solder Resist 31: Hole Part 32: Terminal Opening Part 40: Plating Film 50: Outline Display Part 100: Module 110: Electronic Component 110a: Bottom surface 111: Heat dissipation electrode 120: Solder D1, D2: Dimensions PS1: Solder paste application area/region PS2: Solder paste application area/region VL: Imaginary line X, Y, Z: Direction

圖1是本揭示的第一實施形態的基板的平面圖。 圖2是圖1的基板的II-II線剖面圖。 圖3是包括圖1的基板的模組的平面圖。 圖4是圖3的模組的IV-IV線剖面圖。 圖5是本揭示的第二實施形態的基板的平面圖。 圖6是本揭示的第三實施形態的基板的平面圖。 圖7是本揭示的第四實施形態的基板的平面圖。 Figure 1 is a plan view of the substrate according to the first embodiment of this disclosure. Figure 2 is a cross-sectional view of the substrate of Figure 1 along line II-II. Figure 3 is a plan view of a module including the substrate of Figure 1. Figure 4 is a cross-sectional view of the module of Figure 3 along line IV-IV. Figure 5 is a plan view of the substrate according to the second embodiment of this disclosure. Figure 6 is a plan view of the substrate according to the third embodiment of this disclosure. Figure 7 is a plan view of the substrate according to the fourth embodiment of this disclosure.

1:基板 1:Substrate

10:基材層 10: Substrate Layer

20:導電層 20:Conductive layer

20b:上表面 20b: Top surface

21:非被覆部 21: Uncovered part

22:焊墊 22: Welding pad

22a:表面 22a: Surface

221:外緣 221: Outer edge

23:擴大部 23: Expanded Department

23a:表面 23a: Surface

24:線狀部 24: Linear section

27:端子電極部 27: Terminal electrode section

30:阻焊劑 30: Solder resist

31:孔部 31: Hole section

32:端子開口部 32: Terminal opening section

40:鍍敷膜 40: Coating

50:外形顯示部 50: Exterior Display

D1、D2:尺寸 D1, D2: Dimensions

PS1:焊膏塗佈區域/區域 PS1: Solder paste application area/area

PS2:焊膏塗佈區域/區域 PS2: Solder paste application area/area

X、Y、Z:方向 X, Y, Z: Direction (X, Y, Z: Direction)

Claims (6)

一種基板,包括: 基材層; 導電層,積層於所述基材層;以及 阻焊劑,以於與所述基材層之間夾著所述導電層的方式積層於所述導電層, 所述導電層具有自所述基材層、所述導電層及所述阻焊劑的積層方向觀察的俯視時未被所述阻焊劑覆蓋的非被覆部, 所述非被覆部具有與電子零件連接的焊墊、和俯視時自所述焊墊延伸的擴大部, 所述擴大部具有俯視時為線形狀的至少一個線狀部及俯視時自所述線狀部呈線狀延伸的一個以上的分支部,且 至少一個所述分支部具有與所述線狀部連接的基端部、和與所述基端部為相反側的端部即末端部, 所述分支部以隨著自所述末端部朝向所述基端部而於所述線狀部的延伸方向上接近所述焊墊的方式延伸。 A substrate includes: a substrate layer; a conductive layer deposited on the substrate layer; and a solder resist deposited on the conductive layer such that the conductive layer is sandwiched between the conductive layer and the substrate layer, the conductive layer has an uncovered portion, viewed from the stacking direction of the substrate layer, the conductive layer, and the solder resist, not covered by the solder resist in a top view, the uncovered portion has a solder pad for connecting to an electronic component, and an extension extending from the solder pad in a top view, the extension has at least one linear portion that is linear in shape in a top view and one or more branch portions extending linearly from the linear portion in a top view, and At least one of the branches has a base end connected to the linear portion and an end portion, i.e., a terminal portion, opposite to the base end end. The branch extends in a manner that approaches the solder pad in the extending direction of the linear portion from the terminal portion toward the base end end. 如請求項1所述的基板,其中於所述擴大部的表面設置有鍍敷膜。The substrate as claimed in claim 1, wherein a coating is provided on the surface of the enlarged portion. 如請求項1所述的基板,其中於所述焊墊設置有沿著積層方向貫通所述導電層的貫通孔。The substrate as claimed in claim 1, wherein the solder pad is provided with a through hole that extends through the conductive layer along the stacking direction. 如請求項1所述的基板,具有外形顯示部, 所述外形顯示部以於與所述導電層之間夾著所述阻焊劑的方式積層於所述阻焊劑,且俯視時沿著與所述非被覆部連接時的所述電子零件的外形而形成, 所述焊墊為所述非被覆部中的俯視時由所述外形顯示部包圍的部分, 所述擴大部於俯視時位於較所述外形顯示部更靠外方處。 The substrate as described in claim 1 has a shape display portion, the shape display portion is deposited on the solder resist such that the solder resist is sandwiched between the solder resist layer and the conductive layer, and is formed, in plan view, along the shape of the electronic component when connected to the uncovered portion, the solder pad is the portion of the uncovered portion that is surrounded by the shape display portion in plan view, the enlarged portion is located further outward than the shape display portion in plan view. 如請求項1所述的基板,其中 所述導電層具有俯視時未被所述阻焊劑覆蓋的多個端子電極部, 所述焊墊為所述非被覆部中的俯視時被將多個所述端子電極部的外緣連結的假想直線包圍的部分, 所述擴大部於俯視時位於較將多個所述端子電極部連結的所述假想直線更靠外方處。 The substrate as described in claim 1, wherein the conductive layer has a plurality of terminal electrodes not covered by the solder resist when viewed from above; the solder pad is a portion of the uncovered portion surrounded by an imaginary straight line connecting the outer edges of the plurality of terminal electrodes when viewed from above; the enlarged portion is located further outwards from the imaginary straight line connecting the plurality of terminal electrodes when viewed from above. 一種模組,包括: 如請求項1至5中任一項所述的基板;以及 與所述焊墊連接的電子零件, 所述擴大部的至少一部分於俯視時位於與所述電子零件錯開的位置。 A module comprising: a substrate as described in any one of claims 1 to 5; and an electronic component connected to the solder pad, at least a portion of the enlargement being positioned offset from the electronic component in a top view.
TW113114590A 2023-05-25 2024-04-19 substrate and module TWI912745B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2023-086352 2023-05-25
JP2023086352A JP2024169133A (en) 2023-05-25 2023-05-25 Substrates and Modules

Publications (2)

Publication Number Publication Date
TW202448222A TW202448222A (en) 2024-12-01
TWI912745B true TWI912745B (en) 2026-01-21

Family

ID=

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016213308A (en) 2015-05-08 2016-12-15 キヤノン株式会社 Printed circuit board and printed wiring board

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016213308A (en) 2015-05-08 2016-12-15 キヤノン株式会社 Printed circuit board and printed wiring board

Similar Documents

Publication Publication Date Title
US10381286B2 (en) Power module
JP3898891B2 (en) Via plug adapter
KR20010076213A (en) Semiconductor device and its wiring method
US9245829B2 (en) Substrate structure, method of mounting semiconductor chip, and solid state relay
TWI664881B (en) Component module
TW201236530A (en) Printed circuit board and method for manufacturing the same
JP2002314000A (en) Ball grid array substrate via structure
US6403895B1 (en) Wiring substance and semiconductor
CN101499453B (en) Printed circuit board and method of manufacturing the same
JP2014029972A (en) Wiring board
TWI912745B (en) substrate and module
JP2011100912A (en) Mounting structure of power semiconductor module on printed wiring board
WO2024241865A1 (en) Substrate and module
JP3977072B2 (en) Wiring board, semiconductor device, and manufacturing method thereof
JP2024073370A (en) Circuit board and method for manufacturing circuit board
WO2023162578A1 (en) Circuit substrate and method for mounting electronic component
US20030159282A1 (en) Wiring board and method of fabricating the same, semiconductor device, and electronic instrument
EP4629751A1 (en) Substrate
TW202027593A (en) Printed substrate wherein the distance between the printed bodies is widened in at least one portion between the two ends
JP2005085807A (en) WIRING BOARD AND MANUFACTURING METHOD THEREOF, ELECTRO-OPTICAL DEVICE, ELECTRONIC DEVICE
JP4749165B2 (en) Multi-wiring board
JPH01183192A (en) Flexible printed wiring board and manufacture thereof
JP2023161397A (en) circuit board
CN120659214A (en) Printed circuit boards and electronic control devices
JPS63291494A (en) Surface mounting printed wiring board