TWI855555B - Semiconductor fabrication system - Google Patents
Semiconductor fabrication system Download PDFInfo
- Publication number
- TWI855555B TWI855555B TW112105571A TW112105571A TWI855555B TW I855555 B TWI855555 B TW I855555B TW 112105571 A TW112105571 A TW 112105571A TW 112105571 A TW112105571 A TW 112105571A TW I855555 B TWI855555 B TW I855555B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- wafer
- gas
- air inlet
- manufacturing system
- Prior art date
Links
Images
Classifications
-
- H10P72/0402—
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01D—SEPARATION
- B01D53/00—Separation of gases or vapours; Recovering vapours of volatile solvents from gases; Chemical or biological purification of waste gases, e.g. engine exhaust gases, smoke, fumes, flue gases, aerosols
- B01D53/26—Drying gases or vapours
-
- H10P72/3408—
-
- H10P72/3411—
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
Abstract
Description
本揭露有關於一種半導體製造系統。 This disclosure relates to a semiconductor manufacturing system.
半導體積體電路(IC)工業經歷了快速增長。IC材料和設計的技術進步產生了多代IC,其中,每一代都具有比前一代更小且更複雜的電路。在IC演進過程中,在幾何尺寸(即,通過製程可形成的最小元件(或線))減小的同時,功能密度(即,單位晶片面積中的互連裝置的數量)已普遍增加。此種按比例縮小製程通常通過增加生產效率和降低相關成本來提供很多益處。這樣的按比例縮小也增加了IC處理與製造的複雜程度,為了實現這些進步,需要在IC處理與製造進行類似的發展。 The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in IC materials and design have produced generations of ICs, each with smaller and more complex circuits than the previous generation. During IC evolution, while geometric size (i.e., the smallest component (or line) that can be formed by a process) has decreased, functional density (i.e., the number of interconnects per unit chip area) has generally increased. Such scaling down processes generally provides benefits by increasing production efficiency and reducing associated costs. Such scaling down also increases the complexity of IC processing and manufacturing, and similar developments in IC processing and manufacturing are needed to achieve these advances.
舉例來說,在IC製造中,對粒子、濕度及其他污染物的控制極具挑戰性。即使是較小的粒子也可能是影響產量的缺陷,需要消除或大幅減少。在其他示例中,現有的濕度控制裝置具有可能產生應力、變形及其他缺陷的結構,導致所需功能無法被實現。 因此,需要一種半導體系統及其製造與使用方法來解決上述問題。 For example, in IC manufacturing, the control of particles, humidity, and other contaminants is extremely challenging. Even smaller particles can be yield-impacting defects that need to be eliminated or significantly reduced. In other examples, existing humidity control devices have structures that can cause stress, deformation, and other defects, resulting in the inability to achieve the desired function. Therefore, a semiconductor system and its manufacturing and use methods are needed to solve the above problems.
根據一實施例,一種半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載盤傳送到設備前端模組;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產生氣幕來保護半導體晶圓。晶圓濕度控制裝置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;以及,導流結構,具有組裝在一起的多個部件以保持均勻層,並與進氣層整合。 According to one embodiment, a semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; and a wafer humidity control device, embedded in the equipment front-end module, for generating an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer having an air inlet to receive gas; a uniform layer integrated in the air inlet layer and designed to redistribute the gas; and a flow guide structure having a plurality of components assembled together to maintain the uniform layer and integrated with the air inlet layer.
根據另一實施例,一種半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載盤傳送到設備前端模組;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產生氣幕來保護半導體晶圓。晶圓濕度控制裝置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;導流結構,具有組裝在一起的多個部件,並保持均勻層;以及,飽和壓力層,設計用於維持氣體的壓力,且配置在進氣層與導流結構之間。 According to another embodiment, a semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; and a wafer humidity control device, embedded in the equipment front-end module, for generating an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer having an air inlet to receive gas; a uniform layer, integrated in the air inlet layer and designed to redistribute the gas; a flow guide structure having a plurality of components assembled together and maintaining a uniform layer; and a saturation pressure layer, designed to maintain the pressure of the gas and configured between the air inlet layer and the flow guide structure.
根據又一實施例,一種半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載傳送到設備前端模組;處理工具,耦接於設備前端模組,且設計用於對半導體晶圓施行製程;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產 生氣幕來保護半導體晶圓。晶圓濕度控制裝置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;導流結構,具有組裝在一起的二個L形特徵,並容納均勻層;以及,飽和壓力層,設計用於維持氣體的壓力,且固定在進氣層與導流結構之間。 According to another embodiment, a semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; a processing tool coupled to the equipment front-end module and designed to perform a process on the semiconductor wafer; and a wafer humidity control device embedded in the equipment front-end module for generating an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer having an air inlet to receive gas; a uniform layer integrated in the air inlet layer and designed to redistribute the gas; a flow guide structure having two L-shaped features assembled together and accommodating the uniform layer; and a saturation pressure layer designed to maintain the pressure of the gas and fixed between the air inlet layer and the flow guide structure.
10:半導體系統 10:Semiconductor system
12:設備前端模組 12: Equipment front-end module
14:卸載模組 14: Uninstall module
16:晶圓載盤 16: Wafer loading tray
17:半導體晶圓 17: Semiconductor wafer
18:進氣口 18: Air intake
19:排氣口 19: Exhaust port
20:晶圓濕度控制裝置 20: Wafer humidity control device
21:氣幕 21: Air curtain
22:界面 22: Interface
23:氣體 23: Gas
24:處理工具 24: Processing tools
26:晶圓平台 26: Wafer platform
28:機械手 28: Robotic arm
30:進氣層 30: Air intake layer
34:氣體噴嘴 34: Gas nozzle
36:飽和壓力層 36: Saturated pressure layer
36A:第一區域 36A: First Area
36B:第二區域 36B: Second area
38、38A~38C:孔洞 38, 38A~38C: Holes
40:均勻層 40: Uniform layer
42:皺褶 42: Wrinkles
44:O形環 44: O-ring
46:導流層/導流結構 46: Diversion layer/diversion structure
46A、46B:凹部 46A, 46B: concave part
48:端部特徵 48: End features
50:側部特徵 50: Side features
52、56:間隔件 52, 56: Spacers
54:L形特徵 54: L-shaped features
H、H1、H2:高度 H, H1, H2: height
h1:第一孔徑 h1: first aperture
h2:第二孔徑 h2: Second aperture
h3:第三孔徑 h3: third aperture
P:間距 P: Pitch
W1:第一孔距 W1: First hole distance
W2:第二孔距 W2: Second hole distance
W3:第三孔距 W3: The third hole distance
藉由結合附圖閱讀以下詳細說明,會最佳地理解本揭露的態樣。應注意,根據本行業中的標準慣例,各種特徵並非按比例繪製。事實上,為使論述清晰,可任意增大或減小各種特徵的尺寸。 The present disclosure will be best understood by reading the following detailed description in conjunction with the accompanying drawings. It should be noted that, in accordance with standard practice in the industry, the various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or decreased for clarity of discussion.
圖1是根據本揭露一實施例的各種態樣所建構的具有晶圓濕度控制裝置的半導體系統的方塊圖。 FIG1 is a block diagram of a semiconductor system having a wafer humidity control device constructed in various aspects according to an embodiment of the present disclosure.
圖2A與圖2B是圖1根據本揭露一些實施例的各種態樣所建構的晶圓濕度控制裝置的示意圖。 FIG. 2A and FIG. 2B are schematic diagrams of a wafer humidity control device constructed in various aspects according to some embodiments of the present disclosure according to FIG. 1.
圖2C是圖2B根據本揭露一些實施例的各種態樣所建構的晶圓濕度控制裝置的透視圖。 FIG. 2C is a perspective view of the wafer humidity control device of FIG. 2B constructed in various aspects according to some embodiments of the present disclosure.
圖2D是根據一些實施例所建構的晶圓濕度控制裝置的剖視圖。 FIG. 2D is a cross-sectional view of a wafer humidity control device constructed according to some embodiments.
圖3是根據本揭露一實施例的各種態樣所建構的晶圓濕度控制裝置的飽和壓力層的俯視圖。 FIG3 is a top view of a saturated pressure layer of a wafer humidity control device constructed in various aspects according to an embodiment of the present disclosure.
圖4是根據本揭露一實施例的各種態樣所建構的晶圓濕度控 制裝置的均勻層的示意圖。 FIG4 is a schematic diagram of a uniform layer of a wafer humidity control device constructed in various aspects according to an embodiment of the present disclosure.
圖5是根據一些實施例所建構的晶圓濕度控制裝置的導流結構的各個部件的透視圖。 FIG5 is a perspective view of various components of a flow guide structure of a wafer humidity control device constructed according to some embodiments.
圖6A與圖6B是根據一些實施例所建構的晶圓濕度控制裝置的導流結構與均勻層的透視圖。 FIG. 6A and FIG. 6B are perspective views of a guide structure and a uniform layer of a wafer humidity control device constructed according to some embodiments.
圖7是根據本揭露一實施例的各種態樣所建構的晶圓濕度控制裝置的導流結構的俯視圖。 FIG7 is a top view of the guide structure of the wafer humidity control device constructed in various aspects according to an embodiment of the present disclosure.
本揭露總體上涉及一種半導體製造系統。以下揭露內容提供多個不同實施例或示例,用於實施不同特徵。本揭露可能在各種示例中重複使用參考編號及/或字母。此種重複使用是出於簡潔及清晰的目的,並非指定其在各種實施例及/或組態之間的關係。再者,元件與配置的具體示例描述如下,以簡化本揭露。當然,這些僅僅是示例,並非用以限定本揭露。舉例而言,以下敘述中提及第一特徵形成於第二特徵上方或形成於第二特徵上,可能包含第一特徵與第二特徵形成直接接觸的實施例,也可能包含額外的特徵形成於第一特徵與第二特徵之間,使得第一特徵與第二特徵不直接接觸的實施例。此外,在本揭露中,一個特徵形成在另一個特徵上、一個特徵連接於另一個特徵及/或一個特徵耦接於另一個特徵可能包含前述特徵形成直接接觸的實施例,也可能包含額外的特徵形成插入前述特徵之間的實施例,使得前述特徵不直接接觸。 The present disclosure generally relates to a semiconductor manufacturing system. The following disclosure provides a plurality of different embodiments or examples for implementing different features. The present disclosure may reuse reference numbers and/or letters in various examples. Such repetition is for the purpose of brevity and clarity and does not specify the relationship between the various embodiments and/or configurations. Furthermore, specific examples of components and configurations are described below to simplify the present disclosure. Of course, these are merely examples and are not intended to limit the present disclosure. For example, the following description mentions that a first feature is formed above or on a second feature, which may include an embodiment in which the first feature and the second feature are in direct contact, and may also include an embodiment in which additional features are formed between the first feature and the second feature so that the first feature and the second feature are not in direct contact. In addition, in the present disclosure, a feature formed on another feature, a feature connected to another feature, and/or a feature coupled to another feature may include embodiments in which the aforementioned features form direct contact, and may also include embodiments in which additional features are inserted between the aforementioned features, so that the aforementioned features do not directly contact.
此外,本揭露可能在各種示例中重複使用參考編號及/或字母。此種重複使用是出於簡潔及清晰的目的,並非指定其在各種實施例及/或組態之間的關係。再者,一個特徵形成在另一個特徵上、一個特徵連接於另一個特徵及/或一個特徵耦接於另一個特徵可能包含前述特徵形成直接接觸的實施例,也可能包含額外的特徵形成插入前述特徵之間的實施例,使得前述特徵不直接接觸。另外,空間上相關的用語,例如「下部的」、「上部的」、「水平」、「垂直」、「在...上方」、「在...之上」、「在...下方」、「在...之下」、「上」、「下」、「頂部」、「底部」等及其衍生用語(例如如「水平地」、「向下地」、「向上地」等)可用於此,以便於描述本揭露中的一個特徵元件相對於另一個特徵的關係。此空間上相關的用語意在涵蓋包含前述特徵的裝置的不同方位。更進一步而言,當採用「大約」、「近似」等來描述數值或數值範圍時,此用語意在涵蓋包含所述數值在內的合理範圍內的數值,或本領域技術人員理解的其他值。舉例來說,「大約5奈米」的用語,其包含從4.5奈米到5.5奈米的尺度範圍。 In addition, the disclosure may reuse reference numbers and/or letters in various examples. Such repetition is for the purpose of brevity and clarity and does not specify the relationship between various embodiments and/or configurations. Furthermore, one feature formed on another feature, one feature connected to another feature, and/or one feature coupled to another feature may include embodiments in which the aforementioned features form direct contact, and may also include embodiments in which additional features are inserted between the aforementioned features so that the aforementioned features do not directly contact. In addition, spatially related terms, such as "lower", "upper", "horizontal", "vertical", "above", "above", "below", "under", "up", "down", "top", "bottom", etc. and their derivatives (such as "horizontally", "downwardly", "upwardly", etc.) may be used herein to facilitate describing the relationship of one feature element relative to another feature in the present disclosure. Such spatially related terms are intended to cover different orientations of a device including the aforementioned features. Furthermore, when "approximately", "approximately", etc. are used to describe a value or a range of values, such terms are intended to cover values within a reasonable range including the stated value, or other values understood by a person skilled in the art. For example, the term "approximately 5 nanometers" includes a range of sizes from 4.5 nanometers to 5.5 nanometers.
本揭露提供了一種具有積體晶圓濕度控制裝置的積體電路系統(或半導體系統)的各種實施例。積體晶圓濕度控制裝置具有減少應力和變形的設計、結構及其組裝方法。 The present disclosure provides various embodiments of an integrated circuit system (or semiconductor system) having an integrated wafer humidity control device. The integrated wafer humidity control device has a design, structure, and assembly method for reducing stress and deformation.
圖1是根據本揭露一實施例的各種態樣所建構的積體電路系統(也稱為半導體系統)10的示意圖。在一些實施例中,半導體系統10設計用於半導體製造。半導體系統10包括設備前端模組
(EFEM)12,設計作為在超潔淨儲存載體與用於處理、測量及測試的各種系統(也稱為製程系統)之間運送半導體晶圓(或光罩)的模組。實施於製程系統的處理包括沉積、蝕刻、離子植入、微影製程及其組合。
FIG. 1 is a schematic diagram of an integrated circuit system (also referred to as a semiconductor system) 10 constructed in various aspects according to an embodiment of the present disclosure. In some embodiments, the
設備前端模組12包括一或多個卸載模組(load port)14,設計用於從晶圓載盤16至處理工具24接收半導體晶圓17與傳送半導體晶圓17。晶圓載盤16為設計用於保持與傳送一或多個半導體晶圓17並於運送過程中對其進行保護的容器。在揭露的實施例中,晶圓載盤16為前開式晶圓傳送盒(front opening unified pod),設計用於保持半導體晶圓17,例如300毫米的矽晶圓。
The equipment front-
半導體系統10更包括透過界面22與設備前端模組12耦接的一或多個處理工具24,以使半導體晶圓17能夠在設備前端模組12與處理工具24之間傳送。處理工具24為將一或多個製程施行於半導體晶圓17的平台,例如製造、測量、測試及其組合。在一些示例中,製造包括沉積、蝕刻、離子植入、化學機械研磨、微影製程、其他合適的製程及其組合。在一些示例中,測量包括測量電阻、反射率、粒子汙染、電性測量、其他合適的製程及其組合。在一些示例中,測試包括在完成IC製造之後及切割之前篩選故障晶片的測試。
The
在揭露的實施例中,處理工具24為沉積設備,例如化學氣相沉積或物理氣相沉積。在進一步的實施例中,處理工具24包括晶圓平台26,設計用於在沉積過程中固持一或多個半導體晶
圓17並且能夠移動,例如旋轉及/或轉換運動。處理工具24也可包括一或多個機械手28,用於在設備前端模組12與晶圓平台26之間或晶圓平台26之間傳送半導體晶圓17。
In the disclosed embodiment, the
回到設備前端模組12,設備前端模組12包括嵌合於與整合於設備前端模組12的晶圓濕度控制裝置20。晶圓濕度控制裝置20為設計用於控制儲存於晶圓載盤16內的半導體晶圓17的濕度的裝置,且晶圓載盤16固定於卸載模組14上。設備前端模組12包括整合於機構以控制濕度的各種元件。特別是,設備前端模組12包括進氣口18與排氣口19,其中進氣口18耦接於氣體供應源以提供氣體23,且排氣口19能夠使氣體23以適當的氣流方向、壓力及分配直接排出晶圓濕度控制裝置20,據以形成氣幕(或氣牆)21來隔離並保護儲存於晶圓載盤16內的半導體晶圓17免於受到環境濕度的影響。氣體23可包括極度潔淨乾燥空氣(Extreme Clean Dry Air,XCDA)、氮氣、其他合適的氣體或其組合。晶圓濕度控制裝置20於圖2A與圖2B中進一步描述。
Returning to the equipment front-
圖2A與圖2B是根據一些實施例所建構的晶圓濕度控制裝置20的示意圖。圖2C是圖2B根據一些實施例所建構的晶圓濕度控制裝置20的透視圖。圖2D是圖2A或圖2B根據一些實施例所建構的晶圓濕度控制裝置20的剖視圖。
FIG. 2A and FIG. 2B are schematic diagrams of a wafer
在本實施例中,晶圓濕度控制裝置20包括具有進氣口18的進氣層30,以將氣體23引入晶圓濕度控制裝置20。進氣口18可包括一或多個氣體噴嘴34,設置用於分配氣體,例如朝向飽
和壓力層36。在本實施例中,進氣口18可包括一個氣體噴嘴34,如圖2A所示。可替換地,進氣口18包括多個氣體噴嘴34,例如三個氣體噴嘴34,如圖2B所示。進氣層30也作為晶圓濕度控制裝置20的帽或蓋。進氣層30是由一或多種金屬材料(例如不鏽鋼或鋁合金)、其他合適的材料(例如玻璃、石英或氧化鋁)、其他合適的材料或其組合製成。
In this embodiment, the wafer
請繼續參考圖2A,晶圓濕度控制裝置20包括飽和壓力層36,且具有多個孔洞38形成於其上。飽和壓力層36設計用於透過孔洞38維持或甚至增加氣體壓力,並控制氣體分布。特別是,孔洞38不均勻分布於飽和壓力層36,且具有不同的孔洞尺寸與不同的孔洞密度。在揭露的實施例中,孔洞38形成在兩個區域內,其中第一區域36A靠近進氣口18,且第二區域36B遠離進氣口18。舉例而言,第一區域36A與進氣口18相距第一距離,且第二區域36B與進氣口18相距大於第一距離K的第二距離。在更進一步的示例中,第一區域36A與進氣口18之間的最大距離小於第二區域36B與進氣口18之間的最短距離。在此情況下,進氣口18在進氣層30中配置更靠近單一側,如圖2D所示。在揭露的晶圓濕度控制裝置20的結構中,進氣口18配置在單一側,且飽和壓力層36劃分為靠近進氣口18的第一區域36A與遠離進氣口18的第二區域36B。
Continuing with reference to FIG. 2A , the wafer
孔洞38包括在第一區域36A內的第一組孔洞38A與在第二區域36B內的第二組孔洞38B。第一組孔洞38A具有第一孔
洞尺寸與第一孔洞密度,且第二組孔洞38B具有大於第一孔洞尺寸的第二孔洞尺寸與大於第一孔洞密度的第二孔洞密度。孔洞38的設計有助於實現均勻的氣流。在飽和壓力層36上的孔洞38的設計參照圖3進一步描述。圖3是飽和壓力層的俯視圖,其包括配置於第一區域36A的第一組孔洞38A與配置於第二區域36B內的第二組孔洞38B,界定如上。飽和壓力層36更可包括形成在飽和壓力層36的四個角落的第三組孔洞38C。
The
在揭露的實施例中,每一組孔洞沿著定向在Y方向的線配置。特別是,第一組孔洞38A設計為具有第一孔徑h1及第一孔距W1(從一個孔洞到相鄰的另一個孔洞的尺寸)。第二組孔洞38B設計為具有第二孔徑h2及第二孔距W2。第三組孔洞38C設計為具有第三孔徑h3及第三孔距W3。W1>W2>W3,且h1<h2<h3=。在一些實施例中,W1介於1毫米至50毫米之間,且第三孔徑h3介於0.1毫米至3毫米之間。在一些實施例中,孔徑比為h2/h1=h3/h2,且介於1.2至1.6之間。孔距比為W1/W2=W2/W3,且介於1.3至1.8之間。因靠近進氣口18的壓力是比較高的,此配置設計用於減少較高壓力的區域並分配氣體,使得壓力保持均勻。
In the disclosed embodiment, each group of holes is arranged along a line oriented in the Y direction. In particular, the first group of
在一些實施例中,在角落區域中的孔洞38C包括適當數量的孔洞38C,例如每一個角落具有四個或大於四個孔洞38C。在一些實施例中,孔洞38設計為具有漸變結構,孔洞尺寸與孔洞密度隨著孔洞38與進氣口18之間的距離的增加而逐漸加大。此配
置對於分配氣流與保持均勻壓力提供了更大的自由度。
In some embodiments, the
飽和壓力層36是由任何合適的材料製成,其包括塑料、聚合物、金屬、玻璃、石英、陶瓷或其組合。在一些實施例中,形成飽和壓力層36的塑料或聚合物包括聚對苯二甲酸乙二醇酯(PET)、高密度聚乙烯(HDPE)、聚氯乙烯(PVC)、低密度聚乙烯(LDPE)、聚丙烯(PP)、聚苯乙烯(PS)、超高分子量聚乙烯(UPE)、聚乙烯(PE)或其組合。在一些實施例中,形成飽和壓力層36的金屬包括鋁合金、不鏽鋼、鈦合金、其他合適的金屬或其組合。在一些實施例中,形成飽和壓力層36的陶瓷包括氧化鋁、氧化鋯、其他合適的陶瓷或其組合。
The saturated
請繼續參考圖2A,晶圓濕度控制裝置20包括配置在飽和壓力層36的兩側的二個O形環44,使得飽和壓力層36無縫地整合於晶圓濕度控制裝置20中的其他元件以減少洩漏。O形環44是由軟性材料製成,例如橡膠、其他合適的聚合材料或其組合。O形環44將通過晶圓濕度控制裝置20的說明與其他元件進一步描述。
Please continue to refer to FIG. 2A , the wafer
請繼續參考圖2A,晶圓濕度控制裝置20包括均勻層40。均勻層40設計為進一步控制氣體23的流速、分配、密度或壓力、流向或其組合的機構。特別是,均勻層40成形有不平坦表面,以提升對氣體23的控制。具有此設計外型的均勻層40能夠有效地壓縮氣體23以增加氣體壓力,也能夠均勻地分配氣體23。在揭露的實施例中,均勻層40包括具有高度H與間距P的皺褶42。此
進一步繪示於圖4的均勻層40中被放大的部分40A,並繪示於圖4的左側。在一些示例中,H/P的比大於20被配置更靠近進氣口18。在一些示例中,高度H介於2毫米至40毫米之間。間距P介於0.1毫米至2毫米之間。在又一些示例中,均勻層40的長度大於400毫米,且皺褶42的數量大於400個。均勻層40的不平坦表面提供氣流與均勻層40之間更多的交互作用,據此更能控制氣體流速與流向。均勻層40的上述設計與其有效性通過理論分析、實現及模組所確定。
Please continue to refer to FIG. 2A , the wafer
均勻層40是由任何合適的材料製成,其包括塑料或聚合物,例如聚對苯二甲酸乙二醇酯(PET)、高密度聚乙烯(HDPE)、聚氯乙烯(PVC)、低密度聚乙烯(LDPE)、聚丙烯(PP)、聚苯乙烯(PS)、超高分子量聚乙烯(UPE)、聚乙烯(PE)或其組合。均勻層40固定於導流層46中,詳述如下文。
The
請繼續參考圖2,晶圓濕度控制裝置20包括整合於晶圓濕度控制裝置20中的其他元件的導流層46。導流層46作用於容納均勻層40,且進一步作為濕度控制裝置20的基礎框架。導流層46進一步為氣體23流經均勻層40提供了更多空間,使得氣體23可在離開晶圓濕度控制裝置20之前被更均勻地分配。導流層46包括鋁合金、不鏽鋼、鈦合金、其他合適的金屬、其他合適的合金或其組合。
Please continue to refer to FIG. 2 , the wafer
導流層46並非一體式特徵,反而是包括組裝在一起的多個部件。此多件式設計的導流層46對於調整導流層46的配置
及均勻層40的安裝提供了更大的自由度,消除或減少應力與變形,進一步確保晶圓濕度控制裝置20的密封結構以改善晶圓濕度控制裝置20的過濾性能。因此,導流層46也作為導流結構46。實驗、模擬及分析顯示出若導流層46為一體的,則均勻層40不易安裝於導流層46中,且可能造成均勻層40產生應力及變形。若均勻層40過小,則導流層46的內壁與均勻層40之間可能留有間隙。若均勻層40過大,則均勻層40可能變形,例如導流層46的矩形框架彎曲與凸出。特別是,在導流層46中的均勻層40的安裝時間拉長,並且可能因工程師的不同而產生安裝差異,不符成本效益,並且產生品質管控的疑慮。藉由所揭露的多件式的導流結構46,均勻層40的安裝可由具有良好的品質管控、降低的應力及成本效益的良好定義的程序施行。
The
在一些實施例中,導流層46包括二個端部特徵48與二個側部特徵50,並藉由例如螺絲或其他合適的治具等機構將各個部件與固定在其中的均勻層40組裝在一起。因導流層46包括多個部件,相鄰部件之間的間距可調,以減少應力與變形,從而優化配置。
In some embodiments, the
在一些實施例中,導流結構46中的各個部件可包括一些凹部46A,其設計且配置用於固定均勻層40。此將參照圖5、圖6A及圖6B進一步說明。圖5是根據一些實施例所建構的導流結構46的各個部件的透視圖。圖6A與圖6B是根據一些實施例所建構的導流結構46與均勻層40的透視圖。在揭露的實施例中,
導流結構46包括二個端部特徵48與二個側部特徵50。端部特徵48與側部特徵50包括凹部46A,其配置為當組裝在一起時用於保持均勻層40的空間,如圖6A與圖6B所示。在一些實施例中,凹部46A具有圖5示出的高度H1。根據一些實施例,高度H1介於5毫米至20毫米之間。
In some embodiments, each component in the
在一些實施例中,附加地或替代地,可採用其他特徵或材料將均勻層40固定在導流結構46中。在一些實施例中,導流結構46更包括插入端部特徵48與側部特徵50之間的間隔件52。隔件52是由合適的材料製成的軟墊,例如橡膠、其他合適的聚合材料或其組合。間隔件52與O形環44的功能與組成相似,設計用於提供減少洩漏的密封效果。間隔件52基於其柔軟性也可減少應力與變形。
In some embodiments, additionally or alternatively, other features or materials may be used to secure the
在一些實施例中,進氣層30在進氣層30的底表面包括凹部(例如凹槽),其具有使O形環44能夠配合的形狀和尺寸。類似地,導流結構46還包括位於頂面的凹部(例如凹槽)46B,其具有使O形環44能夠配合的形狀和尺寸。在此情況下,對應於O形環44的導流結構46的凹部46B形成在各個特徵上,例如導流結構46的端部特徵48與側部特徵50。如圖6A所示,凹部46B包括高度H2。根據一些實施例,高度H2介於在0.1毫米至5毫米之間。
In some embodiments, the
導流結構46可以包括更多或更少數量的部件,且這些部件被設計和配置用於執行相同的功能。在一些實施例中,導流層
46包括二個L形特徵54,如圖7的俯視角度所示。每一個L形特徵54作為一個端部特徵48和一個側部特徵50的組合。在進一步的實施例中,導流結構46可進一步包括插入在二個L形特徵54的界面之間的二個間隔件56。間隔件56與間隔件52的組成與功能相似。L形特徵54也包括在頂部上對應於O形環44的凹槽和內壁上的凹部,此凹部設計成具有容納均勻層40的空間。
The
本揭露提供一種嵌合於設備前端模組的晶圓濕度控制裝置的結構。晶圓濕度控制裝置設計為產生具有適當氣流、氣體壓力和氣體分布的氣幕的機構,以有效隔離並保護儲存於晶圓載盤內的半導體晶圓,其中,晶圓載盤定位於設備前端模組的卸載模組。晶圓濕度控制裝置包括整合在一起的進氣層、飽和壓力結構、均勻層以及導流結構。尤其是,導流結構包括組裝在一起的多個部件,使得均勻層可以容易地安裝在導流結構中並保持在其中。提供了晶圓濕度控制裝置的各個實施例,尤其是其中的導流結構。各個優點可呈現於各個實施例中。通過利用所揭露的晶圓濕度控制裝置的結構,均勻層40的安裝可由具有良好的品質管控的良好定義的程序施行。此外,當均勻層安裝在導流結構內部時,多件式的導流結構提供了更大的調整自由度,減少均勻層的應力與變形。
The present disclosure provides a structure of a wafer humidity control device embedded in a front-end module of an equipment. The wafer humidity control device is designed as a mechanism for generating an air curtain with appropriate airflow, gas pressure and gas distribution to effectively isolate and protect semiconductor wafers stored in a wafer carrier, wherein the wafer carrier is positioned at an unloading module of the front-end module of the equipment. The wafer humidity control device includes an integrated air intake layer, a saturation pressure structure, a uniform layer and a flow guide structure. In particular, the flow guide structure includes a plurality of components assembled together so that the uniform layer can be easily installed in the flow guide structure and maintained therein. Various embodiments of the wafer humidity control device are provided, in particular the flow guide structure therein. Various advantages can be presented in each embodiment. By utilizing the disclosed structure of the wafer humidity control device, the installation of the
在一示例方面,本揭露提供一種半導體製造系統。半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載盤傳送到設備前端模組;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產生氣幕來保護半導體晶圓。晶圓濕 度控制裝置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;以及,導流結構,具有組裝在一起的多個部件以保持均勻層,並與進氣層整合。進氣口耦接於氣體供應源,以接收包括氮氣與極度潔淨乾燥空氣(Extreme Clean Dry Air,XCDA)中的一者的氣體。半導體製造系統更包括飽和壓力層,整合於進氣層與導流結構,飽和壓力層設計用於維持氣體的壓力。導流結構包括組裝在一起的二個端部特徵與二個側部特徵,且保持均勻層。導流結構更包括多個間隔件,且每一個間隔件插入一個端部特徵與一個側部特徵之間的界面。導流結構更包括組裝在一起的二個L形特徵,並保持均勻層。半導體製造系統更包括配置在飽和壓力層的相對側的二個O形環,使得飽和壓力層的一側透過一個O形環貼附於導流結構,並使飽和壓力層的另一側透過另一個O形環貼附於進氣層。均勻層包括塑料與聚合材料的組合,且均勻層造型為具有高度H與間距P的多個皺褶,H/P的比大於20。飽和壓力層具有多個孔洞,且多個孔洞包括靠近進氣口的第一組孔洞與遠離進氣口的的第二組孔洞,第一組孔洞具有第一孔洞尺寸與第一孔洞密度,且第二組孔洞具有大於第一孔洞尺寸的第二孔洞尺寸與大於第一孔洞密度的第二孔洞密度。飽和壓力層的材料選自由金屬、玻璃、石英、陶瓷材料、聚合物或其組合組成的群組。半導體製造系統包括處理工具,整合於設備前端模組,且設計用於對半導體晶圓施行製程。處理工具設計為對半導體晶圓施行製程、測量及測試中的至少一者。製程包括沉積、蝕刻、離子植入、化學機械研磨、微影製程或其組合。 In one exemplary aspect, the present disclosure provides a semiconductor manufacturing system. The semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; and a wafer humidity control device, embedded in the equipment front-end module, for generating an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer, having an air inlet to receive a gas; a uniform layer, integrated in the air inlet layer and designed to redistribute the gas; and a flow guide structure, having a plurality of components assembled together to maintain the uniform layer, and integrated with the air inlet layer. The air inlet is coupled to a gas supply source to receive a gas including one of nitrogen and extreme clean dry air (XCDA). The semiconductor manufacturing system further includes a saturation pressure layer integrated with the air intake layer and the guide structure, the saturation pressure layer is designed to maintain the pressure of the gas. The guide structure includes two end features and two side features assembled together to maintain a uniform layer. The guide structure further includes a plurality of spacers, and each spacer is inserted into an interface between an end feature and a side feature. The guide structure further includes two L-shaped features assembled together to maintain a uniform layer. The semiconductor manufacturing system further includes two O-rings disposed on opposite sides of the saturated pressure layer, so that one side of the saturated pressure layer is attached to the guide structure through one O-ring, and the other side of the saturated pressure layer is attached to the intake layer through another O-ring. The uniform layer includes a combination of plastic and polymer materials, and the uniform layer is shaped as a plurality of wrinkles with a height H and a spacing P, and the ratio of H/P is greater than 20. The saturated pressure layer has a plurality of holes, and the plurality of holes include a first group of holes near the air inlet and a second group of holes far from the air inlet, the first group of holes has a first hole size and a first hole density, and the second group of holes has a second hole size greater than the first hole size and a second hole density greater than the first hole density. The material of the saturated pressure layer is selected from a group consisting of metal, glass, quartz, ceramic material, polymer or a combination thereof. The semiconductor manufacturing system includes a processing tool, which is integrated in the equipment front-end module and is designed to perform a process on a semiconductor wafer. The processing tool is designed to perform at least one of a process, measurement and test on a semiconductor wafer. The process includes deposition, etching, ion implantation, chemical mechanical polishing, lithography process or a combination thereof.
本揭露的另一方面涉及一種半導體製造系統。半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載盤傳送到設備前端模組;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產生氣幕來保護半導體晶圓。晶圓濕度控制裝置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;導流結構,具有組裝在一起的多個部件,並保持均勻層;以及,飽和壓力層,設計用於維持氣體的壓力,且配置在進氣層與導流結構之間。導流結構包括組裝在一起的二個端部特徵與二個側部特徵,且保持均勻層;以及,四個間隔件,每一個間隔件插入一個端部特徵與一個側部特徵之間的界面。導流結構包括組裝在一起的二個L形特徵,且保持均勻層;以及,二個間隔件,每一個間隔件插入二個L形特徵之間的界面。均勻層包括塑料與聚合材料的組合,且均勻層造型為具有高度H與間距P的多個皺褶,H/P的比大於20。飽和壓力層具有形成於其上的多個孔洞,且多個孔洞包括靠近進氣口的第一組孔洞與遠離進氣口的的第二組孔洞,第一組孔洞具有第一孔洞尺寸與第一孔洞密度,且第二組孔洞具有大於第一孔洞尺寸的第二孔洞尺寸與大於第一孔洞密度的第二孔洞密度。 Another aspect of the present disclosure relates to a semiconductor manufacturing system. The semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; and a wafer humidity control device, embedded in the equipment front-end module, for generating an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer, having an air inlet to receive gas; a uniform layer, integrated in the air inlet layer and designed to redistribute the gas; a flow guide structure, having multiple components assembled together and maintaining the uniform layer; and a saturation pressure layer, designed to maintain the pressure of the gas, and configured between the air inlet layer and the flow guide structure. The flow guiding structure includes two end features and two side features assembled together to maintain a uniform layer; and four spacers, each spacer is inserted into the interface between one end feature and one side feature. The flow guiding structure includes two L-shaped features assembled together to maintain a uniform layer; and two spacers, each spacer is inserted into the interface between the two L-shaped features. The uniform layer includes a combination of plastic and polymeric materials, and the uniform layer is shaped as a plurality of folds having a height H and a spacing P, and the ratio H/P is greater than 20. The saturated pressure layer has a plurality of holes formed thereon, and the plurality of holes include a first group of holes close to the air inlet and a second group of holes far from the air inlet, the first group of holes has a first hole size and a first hole density, and the second group of holes has a second hole size greater than the first hole size and a second hole density greater than the first hole density.
本揭露的又一方面涉及一種半導體製造系統。半導體製造系統包括具有卸載模組的設備前端模組,以將半導體晶圓從晶圓載傳送到設備前端模組;處理工具,耦接於設備前端模組,且設計用於對半導體晶圓施行製程;以及,晶圓濕度控制裝置,嵌合於設備前端模組,用於產生氣幕來保護半導體晶圓。晶圓濕度控制裝 置包括進氣層,具有進氣口以接收氣體;均勻層,整合於進氣層,且設計用於重新分配氣體;導流結構,具有組裝在一起的二個L形特徵,並容納均勻層;以及,飽和壓力層,設計用於維持氣體的壓力,且固定在進氣層與導流結構之間。均勻層造型為具有高度H與間距P的多個皺褶,H/P的比大於20,飽和壓力層具有形成於其上的多個孔洞,且以不同的孔洞尺寸與不同的孔洞密度不均勻分布。 Another aspect of the present disclosure relates to a semiconductor manufacturing system. The semiconductor manufacturing system includes an equipment front-end module having an unloading module to transfer a semiconductor wafer from a wafer carrier to the equipment front-end module; a processing tool coupled to the equipment front-end module and designed to perform a process on the semiconductor wafer; and a wafer humidity control device embedded in the equipment front-end module to generate an air curtain to protect the semiconductor wafer. The wafer humidity control device includes an air inlet layer having an air inlet to receive gas; a uniform layer integrated in the air inlet layer and designed to redistribute the gas; a flow guide structure having two L-shaped features assembled together and accommodating the uniform layer; and a saturation pressure layer designed to maintain the pressure of the gas and fixed between the air inlet layer and the flow guide structure. The uniform layer is shaped as a plurality of wrinkles with a height H and a spacing P, and the ratio of H/P is greater than 20. The saturated pressure layer has a plurality of holes formed thereon, and the holes are unevenly distributed with different hole sizes and different hole densities.
前述內容概述了數個實施例的特徵樣。本領域技術人員應理解,他們可容易地使用本揭露作為設計或修改其他製程及結構的基礎來施行與本文中所介紹的實施例相同的目的及/或達成與本文中所介紹的實施例相同的優點。本領域技術人員也應認識到,此種等效構造並不背離本揭露的精神及範圍,而且他們可在不背離本揭露的精神及範圍的條件下對其作出各種改變、代替及變更。 The foregoing content summarizes the features of several embodiments. Those skilled in the art should understand that they can easily use this disclosure as a basis for designing or modifying other processes and structures to implement the same purpose and/or achieve the same advantages as the embodiments described herein. Those skilled in the art should also recognize that such equivalent structures do not deviate from the spirit and scope of this disclosure, and they can make various changes, substitutions and modifications to it without departing from the spirit and scope of this disclosure.
10:半導體系統 10:Semiconductor system
12:設備前端模組 12: Equipment front-end module
14:卸載模組 14: Uninstall module
16:晶圓載盤 16: Wafer loading tray
17:半導體晶圓 17: Semiconductor wafer
18:進氣口 18: Air intake
19:排氣口 19: Exhaust port
20:晶圓濕度控制裝置 20: Wafer humidity control device
21:氣幕 21: Air curtain
22:界面 22: Interface
23:氣體 23: Gas
24:處理工具 24: Processing tools
26:晶圓平台 26: Wafer platform
28:機械手 28: Robotic arm
Claims (10)
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202263329977P | 2022-04-12 | 2022-04-12 | |
| US63/329,977 | 2022-04-12 | ||
| US202263340243P | 2022-05-10 | 2022-05-10 | |
| US63/340,243 | 2022-05-10 | ||
| US17/885,199 US20230369082A1 (en) | 2022-05-10 | 2022-08-10 | Semiconductor System with an Integrated Wafer Humidity Control Device |
| US17/885,199 | 2022-08-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202347438A TW202347438A (en) | 2023-12-01 |
| TWI855555B true TWI855555B (en) | 2024-09-11 |
Family
ID=88094168
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112105571A TWI855555B (en) | 2022-04-12 | 2023-02-16 | Semiconductor fabrication system |
Country Status (3)
| Country | Link |
|---|---|
| KR (1) | KR102799084B1 (en) |
| DE (1) | DE102023104881A1 (en) |
| TW (1) | TWI855555B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20200058532A1 (en) * | 2018-08-15 | 2020-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Humidity control in storage device |
| US20210090923A1 (en) * | 2017-07-10 | 2021-03-25 | Bum Je WOO | Efem and efem system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010019483A (en) * | 2008-07-10 | 2010-01-28 | Kondo Kogyo Kk | Air blowoff apparatus for air curtain |
| KR102143208B1 (en) * | 2018-09-13 | 2020-08-12 | 주식회사 케이씨티 | Load Port Module and Load Purge Purge System Having Air Curtain Unit |
| JP7181476B2 (en) * | 2020-10-07 | 2022-12-01 | シンフォニアテクノロジー株式会社 | EFEM device |
-
2023
- 2023-02-16 TW TW112105571A patent/TWI855555B/en active
- 2023-02-28 DE DE102023104881.3A patent/DE102023104881A1/en active Pending
- 2023-04-07 KR KR1020230045918A patent/KR102799084B1/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20210090923A1 (en) * | 2017-07-10 | 2021-03-25 | Bum Je WOO | Efem and efem system |
| US20200058532A1 (en) * | 2018-08-15 | 2020-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Humidity control in storage device |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202347438A (en) | 2023-12-01 |
| DE102023104881A1 (en) | 2023-10-12 |
| KR20230146462A (en) | 2023-10-19 |
| KR102799084B1 (en) | 2025-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6536090B2 (en) | Transport device | |
| US12017841B2 (en) | Substrate container system | |
| US20250349574A1 (en) | Semiconductor System with an Integrated Wafer Humidity Control Device | |
| JP2015023037A (en) | Efem and load port | |
| CN104071464A (en) | Reticle pod with gas guide | |
| US20240387221A1 (en) | Systems and methods for air flow optimization in environment for semiconductor device | |
| KR102724336B1 (en) | Substrate container system | |
| US20240087935A1 (en) | Interface tool | |
| KR20220089562A (en) | Apparatus for treating a substrate | |
| JP2017183408A (en) | Load port | |
| TWI855555B (en) | Semiconductor fabrication system | |
| CN107924834A (en) | Substrate processing method using same and substrate board treatment | |
| US20250323079A1 (en) | Systems and methods for humidity control of foup during semiconductor fabrication | |
| US20250218834A1 (en) | Humidity control device for equipment front end module of semiconductor processing or characterization tool | |
| CN1983035A (en) | Methods for Reducing Reticle Deposition Defects | |
| CN116564850A (en) | Semiconductor Manufacturing System | |
| TWI594356B (en) | Load lock chamber, edge bevel removal device and semicondcutor manufacturing equipment | |
| TW202548415A (en) | Inflation disk structure | |
| CN116200725A (en) | Method for manufacturing semiconductor device, manufacturing chamber and baffle plate applied to same | |
| JP4996749B2 (en) | Substrate processing equipment | |
| CN116364585A (en) | Cleaning apparatus and equipment for processing substrates | |
| KR20010038936A (en) | Apparatus for semiconductor fabricating having a means of particle prevention |