TWI265589B - Method to form a shallow trench insulation - Google Patents
Method to form a shallow trench insulation Download PDFInfo
- Publication number
- TWI265589B TWI265589B TW90102560A TW90102560A TWI265589B TW I265589 B TWI265589 B TW I265589B TW 90102560 A TW90102560 A TW 90102560A TW 90102560 A TW90102560 A TW 90102560A TW I265589 B TWI265589 B TW I265589B
- Authority
- TW
- Taiwan
- Prior art keywords
- oxide layer
- trench
- layer
- nitrogen
- oxide
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 51
- 238000009413 insulation Methods 0.000 title abstract 2
- MWUXSHHQAYIFBG-UHFFFAOYSA-N nitrogen oxide Inorganic materials O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 claims description 27
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 25
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 24
- 238000002955 isolation Methods 0.000 claims description 21
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 18
- 229920002120 photoresistant polymer Polymers 0.000 claims description 16
- 238000005121 nitriding Methods 0.000 claims description 13
- 239000007789 gas Substances 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 10
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 10
- 229910052757 nitrogen Inorganic materials 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 8
- 229910021529 ammonia Inorganic materials 0.000 claims description 7
- 230000002079 cooperative effect Effects 0.000 claims description 7
- 238000001459 lithography Methods 0.000 claims description 7
- 239000001272 nitrous oxide Substances 0.000 claims description 7
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 6
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 5
- 229910001925 ruthenium oxide Inorganic materials 0.000 claims description 4
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 claims description 4
- 229910052735 hafnium Inorganic materials 0.000 claims description 3
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 3
- 229910000069 nitrogen hydride Inorganic materials 0.000 claims 3
- ODUCDPQEXGNKDN-UHFFFAOYSA-N Nitrogen oxide(NO) Natural products O=N ODUCDPQEXGNKDN-UHFFFAOYSA-N 0.000 claims 2
- 229910000484 niobium oxide Inorganic materials 0.000 claims 1
- URLJKFSTXLNXLG-UHFFFAOYSA-N niobium(5+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Nb+5].[Nb+5] URLJKFSTXLNXLG-UHFFFAOYSA-N 0.000 claims 1
- 229910052727 yttrium Inorganic materials 0.000 claims 1
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 claims 1
- 230000008569 process Effects 0.000 abstract description 18
- 238000005530 etching Methods 0.000 abstract description 7
- 210000003323 beak Anatomy 0.000 abstract description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 83
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 6
- 241000293849 Cordylanthus Species 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 238000004380 ashing Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 238000002309 gasification Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000005549 size reduction Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BCZWPKDRLPGFFZ-UHFFFAOYSA-N azanylidynecerium Chemical compound [Ce]#N BCZWPKDRLPGFFZ-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 125000000484 butyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 229910000420 cerium oxide Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 210000004907 gland Anatomy 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000005496 tempering Methods 0.000 description 1
- 238000010792 warming Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Landscapes
- Formation Of Insulating Films (AREA)
- Element Separation (AREA)
Abstract
Description
1265589 A7 B7 五、發明説明() 發明領域: (請先閲讀背面之注意事項再填寫本頁) 本發明是有關於一種半導體製程的贺 J表以方法,且特別是 有關於一種在作完淺溝渠蝕刻後,加 F j ^化層氮化步 驟,以形成淺溝渠隔離的製造方法。 一―一^_ 發明背景: 在積體電路技術中’金氧半導體(Μ^1 〇_ Semiconductor ; M0S)電晶體是最重要的一種基本的電子与 體。通常,一個完整的積體電路是由成千上萬個金氧半導患 電晶體所組成。因此必須在相鄰的電晶體間加入用以電性腺 離的隔離結構,以防止這些相鄰的電晶體發生短路的現 菖元件尺寸縮小時,元件間的隔離結構也必須縮小。元 件隔離技術也會因為元件間的隔離結構縮小而增加困難 度。各種元件隔離的方法陸續地被發展出來,尤其在次半微 米(Sub-half Micron)的積體電路製程的應用,以淺溝渠隔離 (Shallow Trench Isolation; STI)的方法最被廣泛的應用。 經濟部智慧財產局員工消費合作社印製 請參照第1圖至第5圖,其所繪示為習知淺溝渠隔離的 製造過程。請參照第1圖所繪示。提供一半導體基材1 〇, 一般為矽基底。在含氧的環境中,以加熱的方式,在基材10 2 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐) 1265589 A7 B7 五、發明説明() 上形成一層墊氧化層12 (pad oxide)。墊氧化層1 2較佳是以 二氧化矽形成。之後,使用低壓化學氣相沈積(LPCVD)或其 它沈積方法,在墊氧化層12上沈積一層氮化矽(Si3N4)層 1 4。然後整個晶片將進行微影的製程。 請參照第2圖所繪示,氮化矽層1 4形成後,定義光阻, 以暴露氮化石夕層1 4。在晶片上,利用傳統的微影製程,將 所需的溝渠20的光罩圖案,轉移到光阻上面,並形成一層 光阻層1 6。之後,整個晶片再進行蝕刻製程。 請參照第3圖所繪示,當光阻層16形成後,便可當作 罩幕(mask)進行餘刻製程。以濕式蝕刻或乾式蝕刻依序蝕刻 底下的氮化石夕層14、墊氧化層12與基材1〇。之後,在基材 10中形成所需的溝渠20。 (請先閲讀背面之注意事項再填寫本頁}1265589 A7 B7 V. INSTRUCTIONS () Field of the Invention: (Please read the note on the back and then fill out this page) The present invention relates to a method of semiconductor manufacturing, and in particular to After the trench is etched, a F j ^ layer nitridation step is added to form a shallow trench isolation manufacturing method. BACKGROUND OF THE INVENTION: In the integrated circuit technology, 'metal oxide semiconductors (Μ^1 〇_ Semiconductors; M0S) transistors are the most important basic electrons and bodies. Typically, a complete integrated circuit consists of thousands of MOS transistors. Therefore, it is necessary to add an isolation structure for electrical gland between adjacent transistors to prevent the size of the adjacent elements of the adjacent transistors from being shortened, and the isolation structure between the elements must also be reduced. Component isolation techniques also add to the difficulty of shrinking the isolation structure between components. Various methods of component isolation have been developed, especially in the sub-half micron integrated circuit process, which is most widely used by Shallow Trench Isolation (STI). Printed by the Intellectual Property Office of the Ministry of Economic Affairs and the Consumer Cooperatives. Please refer to Figures 1 to 5, which are shown as the manufacturing process of the conventional shallow trench isolation. Please refer to Figure 1 for illustration. A semiconductor substrate 1 is provided, typically a germanium substrate. In an oxygen-containing environment, on a substrate of 10 2, the paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) 1265589 A7 B7 5. The invention description () forms a layer of pad oxide layer 12 (pad oxide). The pad oxide layer 12 is preferably formed of cerium oxide. Thereafter, a layer of tantalum nitride (Si3N4) 14 is deposited on the pad oxide layer 12 using low pressure chemical vapor deposition (LPCVD) or other deposition method. The entire wafer will then be subjected to a lithography process. Referring to FIG. 2, after the tantalum nitride layer 14 is formed, a photoresist is defined to expose the nitride layer 14. On the wafer, the mask pattern of the desired trench 20 is transferred to the photoresist using a conventional lithography process to form a photoresist layer 16. Thereafter, the entire wafer is subjected to an etching process. Referring to FIG. 3, when the photoresist layer 16 is formed, it can be used as a mask to carry out a process. The underlying nitride layer 14, the pad oxide layer 12 and the substrate 1 are sequentially etched by wet etching or dry etching. Thereafter, the desired trench 20 is formed in the substrate 10. (Please read the notes on the back and fill out this page again)
訂 經濟部智慧財產局員工消費合作社印製 當蝕刻挖取適當深度及在基材1〇中形成所需的溝渠2〇 之後,墊氧化層12之側壁在後續製程中為裸露。因此,在 進行針對淺溝渠上緣作圓形化的蝕刻製程時,墊氧化層12 裸路的面積更大’而使鳥嘴(bird’s beak)容易形成。接著, 例如以灰化步驟去除光阻層16。請參考第4圖。然後,進 行熱氧化步驟,藉以在溝渠20的表面上形成一層襯氧化層 1 8以修補溝渠20被蝕刻之表層。然後,使用化學氣相沉積 或其它沉積方法,以氧化矽將溝渠2〇填滿,而形成氧化矽 線 ♦ 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公楚) 1265589Ordered by the Intellectual Property Office of the Ministry of Economic Affairs, the Consumer Cooperatives Printed After the etching has been dug up to the proper depth and the required trenches 2 are formed in the substrate, the sidewalls of the pad oxide layer 12 are exposed in subsequent processes. Therefore, when the etching process for rounding the upper edge of the shallow trench is performed, the area of the bare oxide film 12 is larger, and the bird's beak is easily formed. Next, the photoresist layer 16 is removed, for example, by an ashing step. Please refer to Figure 4. Then, a thermal oxidation step is performed to form a liner oxide layer 18 on the surface of the trench 20 to repair the surface layer to which the trench 20 is etched. Then, using chemical vapor deposition or other deposition methods, fill the trench 2〇 with yttrium oxide to form a yttrium oxide line. ♦ This paper scale applies to the Chinese National Standard (CNS) A4 specification (210X297 public Chu) 1265589
五、發明説明() c請先閲讀背面之注意事項再填寫本頁> 層22。接著’利用化學機械研磨(CMp)法或是其它研磨方法 來去除基材1 0上方的氮化矽層1 4、部分之氧化矽層22、塾 氧化層12’而僅留下溝渠2〇中的另一部分之氧化矽層22, 如第5圖中所示。 由上述習知,淺溝渠隔離製程所述中,在淺溝渠上緣的 塾氧化層1 2會因為作圓形化的蝕刻製程,使得裸露的面積 變大’而容易形成鳥嘴現象。此一鳥嘴的大小容易佔據活化 區域而使元件尺寸不易縮小。 此外,雖有一種改良方法利用墊氧化層回蝕之區域,來 抑制鳥嘴的形成。然而,在以矽沈積填充時,會不容易控制, 而留有空洞,使得元件電性受到影響。所以,需要一種有效 的方法來解決此一問題❶ 發明目的及概述: 經濟部智慧財產局員工消費合作社印製 鑒於上述之發明背景中,傳統的淺溝渠隔離製程,使得 塾氧化層裸露的面積變大,而容易形成鳥嘴現象。因此,容 易佔據活化區域使元件尺寸不易縮小。以及,在以碎沈積填 充時,會不容易控制,而留有空洞,使得元件電性受到影響。 緣此,本發明的主要目的為本發明提供一種淺溝渠隔離 4 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐) 1265589V. Description of the invention () c Please read the precautions on the back and then fill out this page > Then, using a chemical mechanical polishing (CMp) method or other grinding method to remove the tantalum nitride layer 14 above the substrate 10, a portion of the tantalum oxide layer 22, and the tantalum oxide layer 12' leaving only the trench 2 Another portion of the ruthenium oxide layer 22 is shown in Figure 5. It is known from the above that in the shallow trench isolation process, the tantalum oxide layer 12 at the upper edge of the shallow trench is formed by a circular etching process, so that the exposed area becomes large, and the bird's beak phenomenon is easily formed. The size of this beak easily occupies the active area and the component size is not easily reduced. In addition, there is an improved method for suppressing the formation of bird's beak by utilizing the area where the oxide layer is etched back. However, when filling with ruthenium deposits, it is not easy to control, leaving voids, which affect the electrical properties of the components. Therefore, an effective method is needed to solve this problem. OBJECTS AND OVERVIEW OF THE INVENTION: Ministry of Economic Affairs, Intellectual Property Office, Staff Consumption Cooperative Printing In view of the above-mentioned invention background, the traditional shallow trench isolation process makes the exposed area of the tantalum oxide layer change. Large, and easy to form a bird's beak. Therefore, it is easy to occupy the active area so that the size of the element is not easily reduced. And, when filled with crushed deposits, it is not easy to control, leaving voids to affect the electrical properties of the components. Accordingly, the main object of the present invention is to provide a shallow trench isolation for the present invention. 4 The paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) 1265589
的形成方法。首先在一基材形成一 ^ tuL.. _ 氣/冓渠。接著利用爐管氮化 或决速昇溫氮化,進行氧化 及m 丁軋化層氮化步驟,使得襯氧化層以 (請先閱讀背面之注意事項再填寫本頁> 層,m a 乳化層虱化並形成氮氧化矽 續,以作為阻隔層。 7 發明的再一目的為本發明提供一種淺溝渠隔 ^法。本發明係利用爐管氮化或快速昇溫氣化,進行㈣ :”匕步驟:使得概氧化層以及在接近淺溝渠上緣的塾氧… 亂化並形成氮氧化梦層,可阻絕下方 繼續氧化,而能使烏嘴的現象受到限制。首先,在一 f材上依序形成一塾氧化層、一氮化梦層以及一光阻層。箱 者進行-微影與㈣步驟,藉以在半導體基材中形成一淺 渠。然後去除光阻層。之後,利用爐管氮化或快速昇溫氛化, 進行氧化層氮化步驟’使得襯氧化層以及在接近淺溝渠上續 的墊氧化層’氮化並形成氮氧化石夕層。之 上形成-氧切層以填滿溝渠。然後,進行平坦=基: 形成淺溝渠隔離結構。 經濟部智慧財產局員工消費合作社印製 根據以上所述之目的,本發明提供一種淺溝渠隔離的形 成方法。在作完淺溝渠蝕刻後,加作一道氧化層氮化步驟, 使得襯氧化層以及淺溝渠側壁上緣裸露的墊氧化層,氮化並 形成氮氧化矽層。因此,氧化層的再生能力會降低,而使得 淺溝渠上緣的烏嘴受到抑制同時可防止在以發沈積填充 本紙張尺度適用中國國家標準(CNS)A4規格(210x297公楚) 1265589 A7 B7 五、發明説明( 時,元件電性受到影響’以提供未來元件尺寸縮小時的需 求。 囷式簡單說明: 本發明的較佳實施例將於往後之說明文字中輔以下列 圖形做更詳細的闡述,其中·· 第1圖至第5圖係繪示習知淺溝渠隔離的製造流程圖; 以及 第6圖至第11圖係繪示依照本發明一較佳實施例之一 種淺溝渠隔離的製造流程圖。 圖號對照說明: (請先閱讀背面之注意事項再填寫本頁)The method of formation. First, a ^ tuL.. _ gas / channel is formed on a substrate. Then, using furnace tube nitriding or tempering temperature nitriding, the oxidation and m butyl rolling layer nitriding step is performed to make the lining oxide layer (please read the back sheet of the precautions and then fill in the page > layer, ma emulsified layer 虱And forming a nitrogen oxynitride as a barrier layer. 7 A further object of the invention is to provide a shallow trench isolation method. The invention utilizes furnace tube nitriding or rapid temperature gasification to carry out (4): "匕 step : Make the oxide layer and the oxygen in the upper edge of the shallow trench...disintegrate and form the nitrogen oxide dream layer, which can prevent the oxidation from continuing below, and can limit the phenomenon of the black mouth. First, on a f material Forming a tantalum oxide layer, a nitride layer, and a photoresist layer. The box performs a lithography and (four) step to form a shallow trench in the semiconductor substrate. Then the photoresist layer is removed. Thereafter, the furnace tube nitrogen is utilized. Or rapidly warming, performing an oxide layer nitridation step 'so that the liner oxide layer and the pad oxide layer adjacent to the shallow trenches' are nitrided and form a oxynitride layer. An oxygen-cut layer is formed to fill Ditch. Then, proceed to flat = base: Forming a shallow trench isolation structure. Printing by the Intellectual Property Office of the Ministry of Economic Affairs, Employees' Consumption Cooperatives According to the above-mentioned purposes, the present invention provides a method for forming shallow trench isolation. After the shallow trench is etched, an oxidation layer nitridation step is added. The lining oxide layer and the exposed oxide layer on the upper edge of the sidewall of the shallow trench are nitrided to form a yttria layer. Therefore, the regeneration ability of the oxide layer is reduced, and the black mouth of the upper edge of the shallow trench is suppressed while preventing In the case of filling the paper with the deposition, the Chinese National Standard (CNS) A4 specification (210x297 public) 1265589 A7 B7 is applied. 5. When the invention is described (the component is electrically affected) to provide the demand for future component size reduction. Brief Description: The preferred embodiment of the present invention will be explained in more detail in the following description with the following figures, wherein: Figures 1 to 5 show the manufacturing flow chart of the conventional shallow trench isolation. And Figures 6 through 11 illustrate a manufacturing flow chart for shallow trench isolation in accordance with a preferred embodiment of the present invention. Note Complete this page and then read it back)
I -訂· 經濟部智慧財產局員工消費合作社印製 10 基材 12 墊氧化層 14 氮化矽層 16 光阻層 18 襯氧化層 20 溝渠 22 氧化矽層 110 基材 112 墊氧化層 114 氮化矽層 116 光阻層 118 襯氧化層 120 溝渠 122 氧化矽層 6 本紙張尺度適用中國國家標準(CNS)A4規格(210X 297公釐) 1265589I-booking · Ministry of Economic Affairs Intellectual Property Bureau employee consumption cooperative printing 10 substrate 12 pad oxide layer 14 tantalum nitride layer 16 photoresist layer 18 lining oxide layer 20 trench 22 yttrium oxide layer 110 substrate 112 pad oxide layer 114 nitriding矽 layer 116 photoresist layer 118 lining oxide layer 120 trench 122 ruthenium oxide layer 6 This paper scale is applicable to China National Standard (CNS) A4 specification (210X 297 mm) 1265589
五、發明説明( 發明詳細說明: 本發明揭露-種淺溝渠隔離的形成方法。在作完淺溝 渠蝕刻後,加作一道氧化層氮化步驟,使得襯氧化層以及 淺溝渠側壁上緣裸露的塾氧化層,氮化.並形成氮氧化梦層, 藉以淺溝渠上緣的鳥嘴受到抑制。 請參照第6圖至帛11圖,其所綠示為本發明淺溝渠隔 離的製造方法的較佳實施例。請參照第6圖所繪示,提供一 半導體基材110,例如為矽基底。在含氧的環境中,以加熱 的方式,在基材110上形成一層墊氧化層112。墊氧化層112 較佳是以二氧化矽形成。之後,例如使用低壓化學氣相沈積 (LPCVD)或其它沈積方法,在墊氧化層112上沈積一層氮化 矽層1 1 4。然後,整個晶片將進行微影的製程。 請參照第7圖所繪示,氮化矽層114形成後,定義光阻, 以暴露氮化矽層11 4。在晶片上,利用傳統的微影製程,將 所需的溝渠1 2 0的光罩圖案,轉移到光阻上面,以形成一廣 光阻層11 6。之後,整個晶片再進行蝕刻製程。 請參照第8圖所繪示,當光阻層116形成後,便可當作 罩幕進行蝕刻製程,並且依序蝕刻底下的氮化矽層114、塾 本紙張尺度適用中國國家標準(CNS)A4規格(210x297公釐) (請先閲讀背面之注意事項再填寫本頁) -訂· % 經濟部智慧財產局員工消費合作社印製 經濟部智慧財產局員工消費合作社印製 1265589V. Description of the Invention (Detailed Description of the Invention: The present invention discloses a method for forming shallow trench isolation. After the shallow trench is etched, an oxidation layer nitridation step is added to make the lining oxide layer and the upper edge of the shallow trench sidewall exposed. The ruthenium oxide layer is nitrided and forms a nitrogen oxide dream layer, whereby the bird's beak on the upper edge of the shallow trench is suppressed. Please refer to Fig. 6 to Fig. 11 for the green display of the shallow trench isolation method of the present invention. A preferred embodiment is shown in Fig. 6. A semiconductor substrate 110, such as a germanium substrate, is provided. In an oxygen-containing environment, a pad oxide layer 112 is formed on the substrate 110 by heating. The oxide layer 112 is preferably formed of hafnium oxide. Thereafter, a layer of tantalum nitride 1 14 is deposited on the pad oxide layer 112, for example, using low pressure chemical vapor deposition (LPCVD) or other deposition methods. Then, the entire wafer will The lithography process is performed. Referring to FIG. 7, after the tantalum nitride layer 114 is formed, the photoresist is defined to expose the tantalum nitride layer 11. On the wafer, the conventional lithography process is used to Ditch diagram of the trench 1 2 0 And transferred to the photoresist to form a wide photoresist layer 116. After that, the entire wafer is further subjected to an etching process. Referring to FIG. 8, when the photoresist layer 116 is formed, it can be etched as a mask. Process, and sequentially etch the underlying tantalum nitride layer 114, the paper size is applicable to the Chinese National Standard (CNS) A4 specification (210x297 mm) (please read the note on the back and fill out this page) - Booking · % Economy Ministry of Intellectual Property Office Staff Consumer Cooperatives Ministry of Printing and Economy Ministry Intellectual Property Bureau Staff Consumer Cooperatives Printed 1265589
五、發明説明( 氧化層112與基材11G。㈣製程,較佳^以濕式㈣來進 行,然而本發明不_ _ 於此,本發明之蝕刻製程也可以乾式蝕 刻進4丁藉以在基材110中形成所需的溝渠。 請參照第9圖所繪示,當#刻挖取適當深度及在基材 110中形成所需的溝渠120之後,例如以灰化步驟,去除光 阻層m。接著進行熱氧化步驟,在溝渠12〇的表面上形成 「層襯氧化層118用以修補溝渠12〇被蝕刻之表層然後, 進行氮化步驟,使得溝帛12〇侧壁上緣裸露的墊氧化層 112’氮化並形成氮氧切層。氧化層氮化的方法較佳是以 爐管氣化或快速昇溫氮化來進行,其中,爐管氮化或快速昇 溫氮化的氣體較佳是以氣(N2)、氧化氮⑽)、氧化亞氮队〇) 或氨(NH3),然而’本發明不限於此,其它可用於氮化步驟 之氣體,均適用於本發明。此外,在氮化步驟中襯氧化層 118也會被氮化成氮氧化矽層。 請參照帛10 ®所緣示,然後,再使用化學氣相沈積或 其它沈積方法,以氧化矽將㈣120填滿,並形成氧化矽層 122。之後’整個晶片再進行研磨步驟。 請參照第11圖所繪示,利用化學機械研磨(CMp)法並且 或是其它研磨的方法,去除基材110上方的氮化矽層114、 氧化矽層122、墊氧化層112 ,僅留下在溝渠12〇中的氧化 8 (請先閲讀背面之注意事項再填寫本頁)5. Description of the Invention (Oxide layer 112 and substrate 11G. (4) Process, preferably in wet mode (4), however, the present invention is not used herein, the etching process of the present invention can also be dry etched into 4 The desired trench is formed in the material 110. Referring to Figure 9, after the proper depth is dug and the desired trench 120 is formed in the substrate 110, the photoresist layer m is removed, for example, by an ashing step. Then, a thermal oxidation step is performed to form a "layer oxide layer 118 on the surface of the trench 12" for repairing the surface of the trench 12, which is etched, and then performing a nitridation step so that the upper edge of the sidewall of the trench 12 is bare. The oxide layer 112' is nitrided and forms an oxynitride layer. The method of nitriding the oxide layer is preferably performed by gasification of the furnace tube or rapid temperature nitridation, wherein the furnace tube is nitrided or the gas is rapidly heated and nitrided. It is a gas (N2), nitrogen oxide (10), nitrous oxide (NH3) or ammonia (NH3). However, the present invention is not limited thereto, and other gases which can be used in the nitriding step are applicable to the present invention. In the nitriding step, the liner oxide layer 118 is also nitrided into a hafnium oxynitride layer. According to the description of 帛 10 ® , then, using chemical vapor deposition or other deposition methods, (4) 120 is filled with yttrium oxide, and a yttrium oxide layer 122 is formed. Then, the entire wafer is subjected to a polishing step. Please refer to FIG. It is illustrated that the cerium nitride layer 114, the yttrium oxide layer 122, and the pad oxide layer 112 above the substrate 110 are removed by a chemical mechanical polishing (CMp) method or by other methods of grinding, leaving only in the trench 12 Oxidation 8 (please read the notes on the back and fill out this page)
12655891265589
五、發明説明() 矽層122 綜合以上所述,本發明揭露一種 . 幾溝渠隔離的製造方 法。在作完淺溝渠蝕刻後,加作一道 ^ ^ 、氧化層氮化步驟,使 付淺溝渠側壁上緣裸露的墊氧化層與 ,a 增興襯虱化層形成氮氧化 石夕層。因此,使得淺溝渠上緣的鳥嘴受到抑制,同時可防止 元件電性受到影響’以提供未來元件尺寸縮小時的需求。 如熟悉此技術之人員所瞭解的,以上所述僅為本發明之 較佳實施例而已,並非用以限定本發明之申請專利範圍;凡 其它未脫離本發明所揭示之精神下所完成之等效改變或修 飾,均應包含在下述之申請專利範圍内。 (請先閲讀背面之注意事項再填寫本頁} 經濟部智慧財產局員工消費合作社印製 9 本紙張尺度適用中國國家標準(CNS)A4規格(210X297公釐)V. INSTRUCTION DESCRIPTION () 矽 层 122 In summary of the above, the present invention discloses a method of manufacturing several trenches. After the shallow trench is etched, a ^ ^ and oxide layer nitridation step is added to form the exposed oxide layer of the upper edge of the sidewall of the shallow trench and a lining layer to form the oxynitride layer. Therefore, the beak of the upper edge of the shallow trench is suppressed while preventing the electrical properties of the component from being affected to provide a demand for future component size reduction. The above description is only for the preferred embodiment of the present invention, and is not intended to limit the scope of the present invention as defined by the present invention; Modifications or modifications are intended to be included in the scope of the claims below. (Please read the notes on the back and fill out this page.) Printed by the Ministry of Economic Affairs, Intellectual Property Office, Staff and Consumer Cooperatives. 9 This paper size applies to the Chinese National Standard (CNS) A4 specification (210X297 mm).
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW90102560A TWI265589B (en) | 2001-02-06 | 2001-02-06 | Method to form a shallow trench insulation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW90102560A TWI265589B (en) | 2001-02-06 | 2001-02-06 | Method to form a shallow trench insulation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWI265589B true TWI265589B (en) | 2006-11-01 |
Family
ID=38122253
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW90102560A TWI265589B (en) | 2001-02-06 | 2001-02-06 | Method to form a shallow trench insulation |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI265589B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI414019B (en) * | 2008-09-11 | 2013-11-01 | He Jian Technology Suzhou Co Ltd | Method for fabricating a gate oxide layer |
-
2001
- 2001-02-06 TW TW90102560A patent/TWI265589B/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI414019B (en) * | 2008-09-11 | 2013-11-01 | He Jian Technology Suzhou Co Ltd | Method for fabricating a gate oxide layer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW426940B (en) | Manufacturing method of MOS field effect transistor | |
| TW490860B (en) | Manufacturing of flash memory cell | |
| TW396521B (en) | Process for shallow trench isolation | |
| TW469579B (en) | Method for producing shallow trench isolation (STI) | |
| TW312821B (en) | Manufacturing method of shallow trench isolation | |
| TW558792B (en) | Process for manufacturing semiconductor device | |
| TW388956B (en) | Shallow trench isolation for semiconductor process | |
| TW426934B (en) | Method for shallow trench isolation of transistors without using chemical-mechanical polishing | |
| TWI265589B (en) | Method to form a shallow trench insulation | |
| TWI227926B (en) | Method for rounding top corner of trench and method of forming shallow trench isolation structure | |
| TW533473B (en) | Manufacturing method of shallow trench isolation | |
| TW513776B (en) | Manufacturing method of shallow trench isolation structure | |
| TW395024B (en) | The method to shape up a shallow trench for isolation in IC | |
| TW382759B (en) | Method for ULSI fabrication by forming shallow trench isolation through indirect chemical mechanical polishing | |
| JPH09312330A (en) | Method of forming element isolation region | |
| TW404001B (en) | Method for manufacturing shallow trench isolation by high-density plasma chemical gas-phase deposition technique | |
| TW480658B (en) | Manufacturing method for shallow trench isolation structure | |
| TWI244157B (en) | Manufacturing method of the shallow trench isolation | |
| CN119028902B (en) | Methods for forming semiconductor structures | |
| TW511186B (en) | Manufacturing method of shallow trench isolation structure | |
| TW405211B (en) | Regional oxidation isolation method of poly-silicon buffer | |
| TW439155B (en) | T-shaped gate structure and its manufacturing method | |
| TW388959B (en) | Method for forming shallow trench isolation | |
| TW391047B (en) | Method for manufacturing shallow trench isolation area | |
| TW404002B (en) | The method of manufacturing the shallow trench isolation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK4A | Expiration of patent term of an invention patent |