TW200818274A - Methods of forming carbon-containing silicon epitaxial layers - Google Patents
Methods of forming carbon-containing silicon epitaxial layers Download PDFInfo
- Publication number
- TW200818274A TW200818274A TW096128085A TW96128085A TW200818274A TW 200818274 A TW200818274 A TW 200818274A TW 096128085 A TW096128085 A TW 096128085A TW 96128085 A TW96128085 A TW 96128085A TW 200818274 A TW200818274 A TW 200818274A
- Authority
- TW
- Taiwan
- Prior art keywords
- carbon
- layer
- epitaxial
- epitaxial layer
- forming
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- H10P14/20—
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H10P14/40—
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Vapour Deposition (AREA)
Description
200818274 九、發明說明: 【發明所屬之技術領域】 …本發明係關於半導體元件之製程,更具體地,係關於 形成含碳磊晶矽層的方法。 【先前技術】
現著小型電晶體的生產,超淺源/汲極接面的製造變得 更具挑戰性。一般而言,次100奈米(sub-100 nm)的互補 隹金屬氧化物半導體(Complementary Metal-Oxide Semie〇ndUetor ; CM〇s)元件,所要求的接面深度需小於 3Onm。含;ε夕材料(例如矽、矽鍺或碳化矽)之磊晶層,常利 用 ^ 擇性的蠢晶沉積(selective epitaxial deposition),形成 於接面中。一般而言,選擇性磊晶沉積能夠讓磊晶長在矽 溝(silicon moats)上,而非長在介電區上。選擇性磊晶可用 於半導體元件,例如提高源/汲極、源/汲極延展、接觸插 塞或雙極性元件的基層沉積。 舉例而言,選擇性蠢晶製 一般而言,選擇性磊晶製程牽涉到沉積反應與蝕刻反 應。沉積反應與蝕刻反應係同時發生,但對於磊晶層與多 曰曰質層則具有不同的反應速率。於沉積的過程中,磊晶層 係形成於一單晶矽層表面’而多晶質層則沉積於至少第二 層上’例如多晶質層及/或非晶質層。然而,所沉積的多晶 質層其餘刻速率通常較磊晶層快。因此,藉由改變蝕刻氣 體的濃度’淨選擇製程的結果為磊晶材料的沉積,同時限 制了或並無多晶質材料的沉積。 5 200818274 程θ在單矽表面上形成含矽材料之磊晶層而於間隙壁 上無任何沉積。 在形成提两源/沒極與源/汲極延展之特徵時,例如在 形成含石夕之金氧半場效電晶體 (Metal-Oxide-Semiconductor Field-Effect Transistor , MOSFET) το件時’含矽材料之選擇性磊晶沉積技術具有相 當助益。源/沒極延展的製造方式,係先蝕刻矽表面以製造 出後壁式的源/¾極,再利用選擇性成長的磊晶層,例如矽 錯材料’填入#刻後的表面。選擇性磊晶能以内摻雜 (in-situ doping)近乎完全的摻雜活化(d〇pant activation), 進而省略後續的回火製程。因此,可藉由矽蝕刻與選擇性 磊晶準確地定義出接面深度。另一方面,超淺源/汲極無可 避免地會導致串聯電阻的增加。此外,在形成石夕化物過程 中的接面消耗(junction consumption),會進一步地提高串 聯電阻。為了彌補接面消耗,於接面上磊晶地且選擇性地 成長提高的源/>及極。一般而言,提高的源/没極層為未摻 雜矽。 然而,現有選擇性磊晶製程具有某些缺點。為了在現 今的磊晶製程中維持選擇性,因此前驅物的化學濃度以及 反應溫度必須在沉積過程中全程控管與調整。若未提供足 夠的矽前驅物,蝕刻反應則會居於主要,並延滯整個製程。 此外,亦可能產生對基材有害的過度蝕刻。若未提供足夠 的蝕刻前驅物,沉積反應則會居於主要,降低在基材表面 形成單晶矽與多晶質材料的選擇性。另外,現今選擇性磊 6 200818274 晶製程需以高反應溫度進行’例如8 0 〇 °C、 但由於熱預算(thermal budget)的考量,且 有難以控制的氮化反應,在製成過程中, 不利的。另外,部份磊晶膜及/或製程在形 陷的傾向,例如於膜中產生坑洞或表面粗: 因此,仍待開發需一種可選擇性且磊 化合物的製程。此外,在快速沉積速率且 例如約8001或更低時,此製程需能與各 含矽化合物。最後,此製程應產生低缺陷丨 如較少的坑洞、斷層、粗糙、點缺陷等)。 【發明内容】 於本發明之第一態樣中,提供一種於 層堆疊之方法。此方法包含:(1)選擇該磊 的碳濃度;(2)於該基材上形成一含碳矽層 的該標的碳濃度,選擇該含碳矽層所具 度、一厚度以及一沉積時間之至少一者 前,在該含碳矽層上形成一非含碳矽層。 於本發明之第二態樣中,提供一種形 方法。此方法包含:(1)選擇該磊晶層堆 度;(2)藉由交替沉積含碳矽層與非含碳石夕 層堆疊。依據該含碳石夕層之一總厚度、一 一沉積時間之至少一者,達到該標的碳濃 於本發明之第三樣態中,提供一種用 100〇C或更高。 於基材表面可能 此高溫反應乃是 態上則有產生缺 晶沉積矽與含矽 製程溫度維持於 種元素濃度形成 6膜或膜堆疊(例 基材上形成磊晶 晶層堆疊之一標 ’並依據所選擇 有的一初始碳濃 :以及(3 )於钱刻 成磊晶層堆疊之 疊之一標的碳濃 層,形成該磊晶 初始碳濃度以及 度。 以控制形成於基 7 200818274 材上之磊晶層堆疊中的碳濃度之方法。此方法包含:(1) 決定該磊晶層堆疊之所需的礙濃度;(2)形成該蠢晶層堆 疊,藉由(a)於該基材上形成一含礙蠢晶層;以及(b)於該含 碳磊晶層上形成一非含碳覆蓋層。依據該蟲晶層堆疊之該 所需的碳濃度,選擇該含碳磊晶層之一厚度。亦提供多種 其他態樣。 依據下述之實施方式、申請專利範圍與所附圖示,可 使本發明其他特徵與態樣更為清楚。 【實施方式】 在以介電質膜圖案化的矽基材上,選擇性磊晶成長的 過程僅於暴露的矽表面上形成(例如而非於介電質表面) 單晶半導體。選擇性磊晶成長的過程可包含同時進行的飯 刻-沉積製程,亦或氣體交替供應製程。在同時進行的蝕刻 -沉積製程中,蝕刻劑與沉積物兩者乃同時流動。據此,在 形成磊晶層的過程中,沉積與蝕刻為同時發生。 相反地’於附上的美國專利申請案中(申請案號 11/0 01,774,申請日2004年12月1日,代理人案號9618), 貝J描iL 了以氣體父替供應(alternating gas supply,agS)於 基材上形成磊晶層的製程。在AGS製程中,則是先於基材 上進行m積製矛呈’然後在&基材i進行餘刻冑程。此 種磊晶沉積製程續以蝕刻製程的循環則不斷重i,直至形 成所需的磊晶層厚度為止。 沉積過程可包含將基材表面暴露在含有至少一珍源與 8 200818274 載 流 氣體之沉積 氣體中。沉積氣體亦可包含鍺源及/ 或 碳 源 9 抑或是摻雜 源。常見的摻雜物可包含砷、硼、 ‘ 4 1 > 録 鎵 紹以及其他 元素。 在沉積過程 中’當多晶質層形成於第二層表 面 上 時 例 如 非晶質及/或多晶質表面,磊晶層係形成於基 材 的 單 晶 質 表 面。接著, 將基材暴露在蝕刻氣體中。此蝕 刻 氣 體 包 含 载流氣體與 一 #刻劑。蝕刻氣體移除在沉積 過 程 中 沉 積 的 含矽材料。 在餘刻過程中,多晶質層的移除 速 率 則 快 過 晶層。因此 ’沉積與蝕刻製程的淨結果會造 成 在 單 晶 質 表 面上形成磊 晶成長含矽材料,而在第二表面 上 的 多 晶 質 含矽材料,若 有成長的話則可降到最低。、用來 沉 積 含 矽 材 料 之示例包含石夕、石夕鍺(silicon germanium) 碳 化 矽 (silicon carbon) 、石夕鍺碳(silicon germanium carbon)、 其 各 式 摻 雜物與類似 者。 習知之碳磊 晶膜的形成過程乃利用氫氣、氯 化 氫 與 矽 源’例如二氣石夕烧(d i c h 1 〇 r 〇 s i 1 a n e),在基材溫度高於約7 0 0 °C下反應(例如解離氣化氫及/或矽源)。為了降低磊晶膜的 形成溫度’可採用氣氣取代氣化氫(氣化氫),這是由於氯 氣在較低温度下(例如約600°C或以下)可更有效地解離。 由於氫氣與氯氣不相容,因此可採用除了氫氣以外的载流 氣體以與氯氣一同使用,例如氮氣。同樣地,亦可使用具 有較低解離溫度的矽源(例如矽烷(silane,SiH4)、二矽乙 燒(disilane,Si2H6)等)。 使用氯氣作為矽磊晶膜形成過程的蝕刻氣體,可能會 9 200818274 特造氯 何,用 任面使 於表, 限膜時 受晶碳 望磊有 希碎含 不害膜 管侵晶 儘地磊 。 烈矽 態激當 形會現 面為發 表認已。 膜被且題 晶氣 。問 磊氯者的 碎但似定 的,類特 差論或成 較理洞造 致的坑會 導定成氣 本發明係提供一種在矽磊晶膜形成過程中,使用氣氣 作為蝕刻氣體之方法,以改善磊晶膜表面形態。舉例而言, 本發明可與美國專利申請號1 1/00 1,774(申請曰2004年12 月1日,代理人案號96 1 8)中,所述的氣體交替供應製程 一併使用。 於部份實施例中’在一蝕刻相中,在暴露於氯氣之前, 可先將含碳石夕蠢晶膜埋覆(encapsulated)。舉例而言,可藉 由不以碳源所形成的矽磊晶膜(即,不含碳矽磊晶膜),來 埋覆含碳矽磊晶膜。 依據一實施例所示,於下文中將描述本發明之含碳矽 磊晶層堆疊的形成以及所採用的AGS製程,請一併參照第 1 A -1 D圖。參照第1A圖,其緣示基材1 〇 〇的剖面圖,其 中一種磊晶層1 02(例如,矽磊晶層)係形成於基材100上。 於部份實施例中,可將種磊晶層1 02移除。 為了形成種蠢晶層102,可將基材1〇〇置於一處理室 中,並加熱基材及/或製程溫度。雖然亦可使用其他磊晶膜 處理室及/或系統,但示例中的磊晶膜處理室可由位於加州
Santa Clara 的 Applied Materials,Inc·所提供的 Epi Centura® system 與 Poly Gen® system 獲得。於至少一實施 例中,可採用低於約700°C的基材及/或製程溫度,以改善 10 200818274 處理室内所形成的矽磊晶層中的碳含量。於一特定實施例 中,可使用介於約550-650 °C間的基材及/或製程溫度範 圍,然而,於另一實施例中,可使用低於約600°c的基材 及/或製程溫度。亦可使用其他基材及/或製程溫度,包含 尚於700C的基材及/或製程溫度。
在取得所需基材及/或製程溫度後,基材1〇〇則暴露在 至少一矽源(無碳源)下,以便形成種磊晶層i 〇2。舉例而 言,基材1 00可暴露於矽源(例如矽烷或二矽乙烷)以及載 流氣體(例如氮氣)下。亦可使用一摻雜源,例如磷或硼、 鍺源或其類似者(其他任何合適的源及/或氣體亦同)。在磊 晶膜形成的過程中,磊晶層1〇2可形成在基材1〇〇之任一 單曰曰質表面上’而多晶質層可形成在基材ι〇〇上的任一多 晶質層及/或非晶質層上(如前述)^ 舉例而言,可藉由流 源(或)速約 1 0-40sccm 入石夕烧流速約5 0 - 1 5 0 s c c m的梦 的二矽乙烷)形成種磊晶層102 , 以及流速約20-25 slm的 大或較小流速的矽源及/ 氫0 氮氣載流氣體(儘管可使用其他較 或載流氣體)。可依所需流入氯化 於至少一實施例中,雖 層102所具有的厚度可約為 可約為1秒至1 〇 〇秒,而於^ 用5秒。 然亦可採用其他厚度,種磊晶 2-100A。舉例而言,沉積時間 另一或更多實施例中,則約採 在形成種磊 100暴露在至少 日曰層102之後(若有採用的話),則將基材 石夕源以及一碳源中,以於基材1 0 0的種 200818274 磊晶層102上方形成一含碳矽磊晶層1〇4(第^圖卜舉例 而言,基材100可暴露於矽源(例如矽烷或二矽乙烷),一 碳源(例如曱烷),以及一載流氣體(例如氮氣)下。亦可使 用一摻雜源,例如磷或硼、鍺源或其類似者(其他任何合適 的源及/或氣體亦同)。在磊晶膜形成的過程中,可在基材 100之任一單晶質表面上形成含碳磊晶層,而在基材1〇〇 上的任一多曰曰貝層及/或非晶質層上(如前述)可形成多晶 質層。 於至少一實施例中,甲烷流速約1-5 scem的碳源可與 矽烷流速約50- 1 50 sccm的矽源(或流速約1〇_4〇sccm的 二矽乙烷),以及流速約20-25 slm的氮氣载流氣體一併使 用(儘管可使用其他較大或較小流速的矽源及/或载流氣 體)。可依所需流入氯化氫。 於至少一實施例中,雖然亦可採用其他厚度,含碳磊 晶層104所具有的厚度約為2A]〇〇a。例如,沉積時間可 約為1秒至50秒,而於另一或更多實施例中,則約採用· 1 0秒。 在形成含碳蠢晶層1 04之後,則將基材1 〇〇暴露在至 石夕源中(而無碳源),以於基材1 〇 〇上的含碳矽磊晶層 104上方形成一第二矽磊晶層1〇6(如第1(:圖中所示之覆蓋 層)^舉例而言,基材1 〇〇可暴露於矽源(例如矽烷或二矽 乙燒)’以及一載流氣體(例如氮氣)中。亦可使用一摻雜 源,例如磷或硼、鍺源或其類似者(其他任何合適的源及/ 或氣體亦同)。含碳矽磊晶層丨〇4上所覆蓋的第二石夕遙晶廣 12 200818274 106,可減少氯氣與含碳矽磊晶層1 〇4中的碳(及/或氫氣) 間的作用。可依所需如前述流入氯化氫。 舉例而言,第二矽磊晶層1 06可藉由流入矽烷流速約 50-150 seem的碎源形成(或流速約10-40 seem的二梦乙 院),以及流速約2 0 - 2 5 s 1 m的氮氣載流氣體(儘管可使用其 - 他較大或較小流速的矽源及/或載流氣體)。可依所需流入 氣化氫。 r、 於至少一實施例中,雖然亦可使用其他厚度,第二矽 \ 蟲晶層106所具有的厚度可約為2-1 00A。舉例而言,沉積 時間可約為1秒至1 〇 〇秒,而於另一或更多實施例中,則 約採用5秒。 據此,可形成磊晶層堆疊1 08,其中含碳磊晶層1 〇4 係包覆於非含碳磊晶層1 02、1 06之間(例如不以碳原形成 的遙晶層)。 在形成第二矽磊晶層106之後,基材1〇〇則暴露在氯 氣及/或另一蝕刻劑中,以蝕刻至少第二矽磊晶層丨〇6及/ 、/ 或其他任何形成在基材1 0 0上的膜(例如在多晶質上所形 成的多晶矽’及/或基材丨〇 〇上非晶質層,及/或在含碳矽 蠢晶層1 04上所形成的單晶矽)。舉例而言,於至少一實施 例中’基材100係暴露於流速約3〇-5〇 seem的氣氣,以及 • 流速約20 slm的氮氣載流氣體中(雖然可使用其他較大或 較小流速的氯氣及/或載流氣體)。可依所需流入氯化氫。 於餘刻後’可清潔所使用的處理室(例如以氮氣及/或 另一惰性氣體清潔約2 〇秒,或其他合適的時間長),以從 13 200818274 室中移除氯氣及/或其他多餘的物質/副產物。 覆蓋蠢晶層106及/或種蠢晶層1〇2可防止餘刻劑與含 碳蠢晶層104中的碳發生反應。據此,由於蝕刻時位於^ 方的含碳層並不會暴露在氣氣中,因此可採用氯氣作為麵 刻劑。據此,含碳磊晶層104可具有平坦表面形態,而非 • 坑洞表面形態。 . 可持續重複沉積與敍刻之過程,直至達到所需總蟲晶 層堆疊厚度,如第1D圖所示。舉例而言,可重複非含碳 矽層沉積/含碳矽層沉積/非含碳矽層沉積/蝕刻之次序約 80次,以使總磊晶層堆疊厚度達到約600A。於其他實施 例中’可省略下方種蟲晶層沉積之步驟,因此所重複的形 成·人序為含碳石夕層沉積/非含碳矽層沉積/蝕刻,以達到所 需的總磊晶層堆疊厚度。 儘管上述實施例舉出了特定的實施方法,一般而言, 磊晶層堆疊(具有含碳磊晶層與非含碳磊晶層)之厚度範圍 約為10入到約2000A’較佳約從100A到約為1 500A,更 G 佳地從約300入到約1000A。於特定—實施例中,可採用 約6〇〇a的層堆疊厚度。
藉由控制(1)埋覆之含碳磊Si p L • .. 3反猫日日層相對於非含碳磊晶材 料的膜厚度;及(2)含碳磊晶層中的#、曲# ^ 尽r的妷濃度,可控制及/或 • 決定最後磊晶層堆疊中的平均碳濃择 ^ ^ 、 j厌,辰度。舉例而言,於部份 實施例中,儘管只在含碳i晶層形成的步驟中進行碳沉 :’含碳磊晶層中的碳會快速且均句地沿著堆疊層(例如種 磊晶層、含碳層、覆蓋層)的深度擴散。 14 200818274 第2圖中的圖示200繪示了依據本發明所形成堆疊層 (例如第1 C圖所示),沿著非含碳種磊晶層、含碳晶層與非 含破覆蓋磊晶層的碳濃度。如第2圖所示,由線條202所 標示的碳濃度’係沿著堆疊層的深度均勻分布(其中X軸 代表堆疊層的深度,Υ代表沿堆疊層的礙分布)。依據本發 明之部份實施例’可藉由控制含碳層及/或種蟲晶層及/或 覆蓋層的相對厚度,亦或控制含碳層中的初使碳濃度,進 而控制堆疊層中碳濃度。 Γ' · 、 於部份實施例中,可從含碳磊晶層相對於非含碳磊晶 層的厚度’估計最後的碳濃度。舉例而言’第3圖中的圖 示300係繪示了當種磊晶層與覆蓋磊晶層之沉積時間為固 定時(例如第1 C圖所示),依據不同含碳磊晶層的沉積時 間,所獲得的取代碳濃度(substitutioanl carbon,SC)。如 第3圖中的線條302所示,層堆疊中的碳濃度係正比於含 碳磊晶層的沉積時間。因此,依據本發明之部份實施例, 藉由控制含碳累積層的沉積時間,可進而控制在種磊晶層/ (/? 含破層/覆蓋層堆豐中,或者是夾置於中間的碳濃度。 在一個或多個實施例中,磊晶層中的標的碳濃度其範 圍可由約200 ppm到5原子百分率(at〇mie percent,at%), " 較佳由約〇·5 at%到2 at°/〇,例如約1.5at%。亦可使用其他 • 標的濃度。於部份貫施例中,磊晶層中(例如第1A-1D圖 中的層104)的碳濃度可呈漸層變化。 含碳矽層中所含的碳,一般都位於緊接在含矽層沉積 之後的晶格裂縫令。初始碳濃度,或說,含碳層中所沉積 15 200818274 (as·deposited)的碳含量可約為i〇 at%或更少,較佳少於約 5 at%,更佳約〇·5 at%-約3 at%,例如2 at%。若裂縫碳並 未全部進入晶格的取代位置的話,利用回火(如下述)或是 在(後續)製程步驟中的自然擴散,可使磊晶層可包含至少 一部份碳。無論是位在堆疊中的裂縫或所取代的碳,磊晶 層堆疊中的總碳濃度包含所有的碳。高解析X光繞射(High resolution X-ray diffraction,XRD)可用來決定取代碳的濃 度與厚度。二次離子質譜儀(Secondary Ion Mass Spectroscopy,SIMS)可用來測定磊晶堆疊中的總碳濃度 (所取代的與裂縫中的)。取代碳濃度可等於或小於總碳濃 度。合適的回火過程可包含尖峰回火(spike anneal),例如 决速熱處理系統(Rapid thermal process system,RTP),雷 射回火(laser annealing)或以大氣氣體(例如氧氣、氮氣、 氫氣、氬氣,氦氣或上述之任意組合)進行熱回火處理。於 部份實施例中,回火過程在溫度約8 0 0 eC -1 2 0 0 eC下進行, 較佳約1 050°C-約1100°C。可在非含碳覆蓋層106沉積後, 或在其他各製程步驟後(例如在整個膜堆疊沉積之後),進 行此回火過程。 第4圖之流程圖係繪示用以形成具有標的碳濃度之磊 晶層堆疊的示範方法4 〇 〇。請參照第4圖,在步驟4 01中, 將基材放入處理室中,並以低於或約為8 0 0 °C之溫度加 熱。於部份實施例中,在磊晶膜的形成過程中可採用較低 溫度範圍,例如低於750°C、低於70〇t或低於650。<:。 •於步驟402中,含碳磊晶層則形成於基材之上。可依 16 200818274 擇含碳蟲晶層的初始碳濃 在步驟403中,在含碳蠢 於部份實施例中,非含碳 下方的含碳層免於後續钱 據遙晶層堆疊的標的碳濃度,選 度、厚度及/或沉積時間。接著, 晶層上則形成一非含碳磊晶層。 蟲晶層具有足夠的厚度,以保 刻。 、 於步驟404中,利用紅 Λ χ彳劑(例如氯化氫及/或氣氣)對 基材進行蝕刻。如所述, 多曰 έ石反磊晶層可保護下方的含碳
磊日日層,免於被蝕刻氣體 」。在蝕刻步驟後,亦可採取 一 Μ潔步驟(未繪示),以移 Α仙夕& 除處理室中任何蝕刻氣體及/或 其他多餘的氣體。 :步驟405中則疋判斷是否達到所需的磊晶層堆疊 若達到的話,則步驟4。6為結束製…則,製程 則再返回到:驟4。2,以於基材上沉積額外的蟲晶材料。 'Λ施例中製程循環可包含(1)非含碳梦(Si)層 =驟;(2)含切(Si:C)層沉積步驟⑼非含❹⑽ =積步驟,刻步驟;以及(5)清潔步驟。可重複數 \製程循環以達到她盈曰 田 〜 日日層堆豐厚度。於一特定實施例 ' 重被約8 〇次的製鞋抵„ ^ B ^ H私循裱,可獲得磊晶材料約000A的 蟲日日層堆疊。於士卜無包 ,^ 此κ施例中,每次Si或Si : C的沉積可產 生約5-30A的盈曰 曰0才’斗,而其中一部份則被後續的蝕刻步 ::刻(例如約15_25A)。在重複約8〇次後,剩下的蟲晶 材:(例如在石夕溝上)則約為_入(而在基材的介電區上則 少量或沒有沉積)。於另— ;、乃 貫施例中,可採用約30-100奈 米的磊晶層堆疊厚度範圍。 17 200818274 於部份實施例中,磊晶層堆疊及/或所沉積的含碳矽層 (as-deposited Si · C layer)中的取代碳濃度範圍約為 0.5-2.0 at%。當Si : c層夾在矽(si)層中間時,整體堆疊 碳濃度則視S1層厚度與s i : c層厚度相較降低。依據製程 過程,取代碳濃度可等於或小於總碳濃度。 - 示例的氣體流速範圍包含就二氯石夕烧、石夕烧、二石夕乙 • 烷或其他高級矽烷(high order silane)之矽源而言,流速約 5-500 sccm ’ 就單-曱基矽曱烧(mono Methylsilane)的破源 而言,流速約1-30 sccm,就氫氣或氮氣的载流氣體而言, 流速約3-30 slm。於蝕刻過程中,示例之氯化氫流速约為 20-1000 seem,而氯氣流速約為10-500 seem ° 於一特定之實施例中,在每一蝕刻製程步驟中(除了清 潔步驟外),可以約相同的流速(例如以約3 0 0 s c c m流速或 另一合適的流速)流入氣化氫,而僅於蝕刻步驟中流入氯氣 (例如以約3 0 s c c m流速或另一合適的流速)。可在每一沉 積步驟中,流入二石夕乙烧(例如以約7 seem流速或另一合 U 適的流速),可於si: C沉積步驟中流入甲基矽曱烷(例如 以約2 · 2 s c c m流速或另一合適的流速)。於每一製程循環 步驟中,可以約20 slm流速或另一合適的流速流入氮氣載 ’ 流氣體,並於每一清潔步驟中,增加至約30 slm或另一合 • 適的流速。於部份實施例中,在第一矽沉積步驟中(例如沉 積約4秒),沉積約5 A的矽,在S i : C矽沉積步驟中(例如 沉積約7秒),沉積約9A的Si: C,在第二矽沉積步驟中(例 如沉積約1 0秒)’沉積約1 3 A的石夕,而在钱刻步驟中(例如 18 200818274 蝕刻約1 3秒),移除約1 9人的磊晶材料 潔時間(例如約1 0秒)。在沉積與清潔過 600°C而處理室壓力約10 Torr,而在蝕 13 Torr。如所述,亦可採用其他製程條 雖然本發明已以實施例揭露如上, 發明。任何熟習此技藝者,在不脫離本 内,當可對上述裝置與方法作各種之更 管本發明已以示範實施例揭示,當應知 本發明之範圍與精神,如下述之申請專 【圖式簡單說明】 第1 A-1 D圖係繪示依照本發明一實 晶層堆疊過程中基材之剖面圖。 第2圖係繪示依照本發明一實施例 晶層、含碳晶層與非含碳覆蓋蟲晶層之 之曲線圖。 第3圖係繪示依照本發明一實施例 層與覆蓋磊晶層之沉積時間為固定時, 層的沉積時間,所獲得的取代碳g carbon,SC)曲線圖。 第4圖係繪示依照本發明一實施例 碳濃度之磊晶層堆疊之方法流程圖。 。可採用合適的清 程中,製程溫度約 刻過程中,壓力約 件。 但其非用以限定本 發明之精神和範圍 動與潤飾。因此儘 其他實施例亦落入 利範圍所界定者。 施例中,於形成磊 中,沿非含碳種磊 堆疊層,其碳濃度 中,一種當種磊晶 依據不同含破蠢晶 L 度(substitutioanl 中,形成具有標的 19 200818274 【主 要 元 件 符 號 說明】 100 基 材 400 方 法 102 種 晶 層 401 步 驟 104 含 碳 矽 晶 層 402 步 驟 106 第 二 矽 晶 層 403 步 驟 108 磊 晶 層 堆 疊 404 步 驟 200 圖 示 405 步 驟 202 線 條 406 步 驟 300 圖 示 302 線 條 20
Claims (1)
- 200818274 十、申請專利範圍: 1. 一種於基材上形成磊晶層堆疊之方法,其至少包含: 選擇該磊晶層堆疊之一標的碳濃度; 於該基材上形成一含碳矽層,並依據所選擇的該標的 碳濃度,選擇該含碳矽層所具有的一初始碳濃度、一厚度 以及一沉積時間之至少一者;以及 於餘刻前,在該含碳秒層上形成一非含碳碎層。 2. 如申請專利範圍第1項所述方法,其中該標的碳濃度係 介於約200 ppm與5 at%之間。 3 ·如申請專利範圍第1項所述方法,其中該初始碳濃度係 介於約0.5 at%至10 at%之間。 4.如申請專利範圍第1項所述方法,更包含於該含碳矽層 與該基材之間,形成一非含碳磊晶層。 5 ·如申請專利範圍第1項所述方法,其中該磊晶層堆疊具 有一厚度介於約10A至2000A之間。 6.如申請專利範圍第1項所述方法,其中該初始碳濃度係 大於或等於該標的碳濃度。 21 200818274 7·如申請專利範圍第1項所述方法,更包含在該含碳矽層 上形成該非含碳矽層後,蝕刻該磊晶層堆疊。 8.如申請專利範圍第7項所述方法,其中蝕刻該磊晶層堆 疊包含以含有氯氣之一蝕刻氣體蝕刻該磊晶層堆疊。 , 9.如申請專利範圍第7項所述方法,其中該非含碳矽層具 / 有一厚度,以避免該蝕刻氣體與該含碳矽層之間發生一 反應。 10.如申請專利範圍第1項所述方法,其中形成該含碳矽層 與該非含碳梦層中之至少一者,係在低於或約7 0 0 °C之 溫度下進行。 11 · 一種形成磊晶層堆疊之方法,其至少包含: I 選擇該磊晶層堆疊之一標的碳濃度;以及 以交替沉積含碳矽層與非含碳矽層,形成該磊晶層堆 疊; ‘ 其中依據該含碳矽層之一總厚度、一初始碳濃度以及 • 一沉積時間中之至少一者,達到該標的碳濃度。 12.如申請專利範圍第11項所述方法,其中該標的碳濃度 介於約200 ppm與5 at%之間。 22 200818274 1 3 ·如申請專利範圍第1 1項所述方法,其中每一含碳矽層 之該初始碳濃度係介於約0.5 at%至10 at%之間。 14.如申請專利範圍第11項所述方法,更包含於一第一含 碳梦層與該基材之間,形成一非含破蟲晶層。 1 5 ·如申請專利範圍第1 1項所述方法,其中該蠢晶層堆疊 之厚度介於約10A至2000A之間。 1 6. —種用以控制形成於一基材上之一磊晶層堆疊中的碳 濃度之方法,其至少包含: 決定該磊晶層堆疊之一所需碳濃度;以及 形成該磊晶層堆疊,藉由: 於該基材上形成一含礙蠢晶層;以及 於該含碳遙晶層上形成一非含碳覆蓋層; 其中依據該磊晶層堆疊之該所需的碳濃度,選擇該含 碳磊晶層之一厚度。 1 7.如申請專利範圍第1 6項所述方法,更包含於該含碳磊 晶層與該基材之間,形成一種蠢晶層。 1 8.如申請專利範圍第1 6項所述方法,其中該標的碳濃度 23 200818274 介於約2 0 0 p p m與5 a t %之間。 1 9.如申請專利範圍第1 6項所述方法,其中該含碳磊晶層 之厚度介於約2 A至1 Ο Ο A之間。 20.如申請專利範圍第1 6項所述方法,更包含以氯氣蝕刻 該磊晶層堆疊。 2 1.如申請專利範圍第1 6項所述方法,更包含形成該磊晶 層堆疊之額外的交替含碳層與非含碳層。 24
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US83477306P | 2006-07-31 | 2006-07-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200818274A true TW200818274A (en) | 2008-04-16 |
| TWI379347B TWI379347B (en) | 2012-12-11 |
Family
ID=38997702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW096128085A TWI379347B (en) | 2006-07-31 | 2007-07-31 | Methods of forming carbon-containing silicon epitaxial layers |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8029620B2 (zh) |
| JP (1) | JP5090451B2 (zh) |
| KR (1) | KR101160930B1 (zh) |
| CN (2) | CN103981568A (zh) |
| DE (1) | DE112007001814T5 (zh) |
| TW (1) | TWI379347B (zh) |
| WO (1) | WO2008016650A2 (zh) |
Families Citing this family (57)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7682940B2 (en) * | 2004-12-01 | 2010-03-23 | Applied Materials, Inc. | Use of Cl2 and/or HCl during silicon epitaxial film formation |
| US7598178B2 (en) * | 2006-03-24 | 2009-10-06 | Applied Materials, Inc. | Carbon precursors for use during silicon epitaxial film formation |
| US7588980B2 (en) * | 2006-07-31 | 2009-09-15 | Applied Materials, Inc. | Methods of controlling morphology during epitaxial layer formation |
| WO2008016650A2 (en) * | 2006-07-31 | 2008-02-07 | Applied Materials, Inc. | Methods of forming carbon-containing silicon epitaxial layers |
| US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
| US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
| US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
| US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
| US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
| US8685845B2 (en) * | 2010-08-20 | 2014-04-01 | International Business Machines Corporation | Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas |
| CN102386067B (zh) * | 2010-08-31 | 2013-12-18 | 中国科学院上海微系统与信息技术研究所 | 有效抑制自掺杂效应的外延生长方法 |
| US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
| WO2012102755A1 (en) * | 2011-01-28 | 2012-08-02 | Applied Materials, Inc. | Carbon addition for low resistivity in situ doped silicon epitaxy |
| US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
| US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
| US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
| US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
| US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
| US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
| US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
| US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
| US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
| US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
| EP2555235B1 (en) * | 2011-08-02 | 2014-06-18 | Nxp B.V. | Method of manufacturing an IC comprising a plurality of bipolar transistors and IC comprising a plurality of bipolar transistors |
| WO2013022753A2 (en) | 2011-08-05 | 2013-02-14 | Suvolta, Inc. | Semiconductor devices having fin structures and fabrication methods thereof |
| US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
| US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
| US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
| US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
| JP5741382B2 (ja) | 2011-09-30 | 2015-07-01 | 東京エレクトロン株式会社 | 薄膜の形成方法及び成膜装置 |
| US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
| US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
| US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
| US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
| US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
| US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
| US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
| US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
| US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
| JP5792101B2 (ja) | 2012-03-15 | 2015-10-07 | 東京エレクトロン株式会社 | 積層半導体膜の成膜方法 |
| US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
| US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
| US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
| US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
| US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
| JP2016500927A (ja) | 2012-10-31 | 2016-01-14 | 三重富士通セミコンダクター株式会社 | 低変動トランジスタ・ペリフェラル回路を備えるdram型デバイス、及び関連する方法 |
| US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
| US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
| US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
| US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
| US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
| US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
| US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
| US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
| US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
| CN107731735B (zh) * | 2017-11-21 | 2020-02-14 | 长江存储科技有限责任公司 | 一种通过温和湿法刻蚀改善seg生长形态的seg制备工艺 |
| JP7670647B2 (ja) * | 2022-06-17 | 2025-04-30 | 信越半導体株式会社 | 半導体ウェーハの製造方法、及び半導体ウェーハ |
Family Cites Families (181)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3675619A (en) | 1969-02-25 | 1972-07-11 | Monsanto Co | Apparatus for production of epitaxial films |
| NL187942C (nl) | 1980-08-18 | 1992-02-17 | Philips Nv | Zenerdiode en werkwijze ter vervaardiging daarvan. |
| US5294286A (en) | 1984-07-26 | 1994-03-15 | Research Development Corporation Of Japan | Process for forming a thin film of silicon |
| US5693139A (en) | 1984-07-26 | 1997-12-02 | Research Development Corporation Of Japan | Growth of doped semiconductor monolayers |
| JPS62243144A (ja) * | 1986-04-15 | 1987-10-23 | Dainippon Printing Co Ltd | 光学的記録媒体および光学的記録方法 |
| JPH0639357B2 (ja) | 1986-09-08 | 1994-05-25 | 新技術開発事業団 | 元素半導体単結晶薄膜の成長方法 |
| US5607511A (en) | 1992-02-21 | 1997-03-04 | International Business Machines Corporation | Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers |
| US4865659A (en) * | 1986-11-27 | 1989-09-12 | Sharp Kabushiki Kaisha | Heteroepitaxial growth of SiC on Si |
| US5112439A (en) | 1988-11-30 | 1992-05-12 | Mcnc | Method for selectively depositing material on substrates |
| JPH0824191B2 (ja) | 1989-03-17 | 1996-03-06 | 富士通株式会社 | 薄膜トランジスタ |
| AU5977190A (en) | 1989-07-27 | 1991-01-31 | Nishizawa, Junichi | Impurity doping method with adsorbed diffusion source |
| US5112429A (en) * | 1990-08-17 | 1992-05-12 | Costas Dan N | Labeling apparatus |
| JP2880322B2 (ja) | 1991-05-24 | 1999-04-05 | キヤノン株式会社 | 堆積膜の形成方法 |
| WO1992022922A2 (en) * | 1991-06-12 | 1992-12-23 | Case Western Reserve University | Process for the controlled growth of single-crystal films of silicon carbide polytypes on silicon carbide wafers |
| US5227330A (en) | 1991-10-31 | 1993-07-13 | International Business Machines Corporation | Comprehensive process for low temperature SI epit axial growth |
| JPH05175141A (ja) * | 1991-12-26 | 1993-07-13 | Fujitsu Ltd | 気相エピタキシャル成長装置および成長方法 |
| US5480818A (en) | 1992-02-10 | 1996-01-02 | Fujitsu Limited | Method for forming a film and method for manufacturing a thin film transistor |
| JP2917694B2 (ja) | 1992-04-02 | 1999-07-12 | 日本電気株式会社 | 化合物半導体気相成長方法及びその装置 |
| JPH0750690B2 (ja) | 1992-08-21 | 1995-05-31 | 日本電気株式会社 | ハロゲン化物を用いる半導体結晶のエピタキシャル成長方法とその装置 |
| US5273930A (en) | 1992-09-03 | 1993-12-28 | Motorola, Inc. | Method of forming a non-selective silicon-germanium epitaxial film |
| US5236545A (en) * | 1992-10-05 | 1993-08-17 | The Board Of Governors Of Wayne State University | Method for heteroepitaxial diamond film development |
| JP3255469B2 (ja) | 1992-11-30 | 2002-02-12 | 三菱電機株式会社 | レーザ薄膜形成装置 |
| JP3265042B2 (ja) | 1993-03-18 | 2002-03-11 | 東京エレクトロン株式会社 | 成膜方法 |
| JPH0729897A (ja) | 1993-06-25 | 1995-01-31 | Nec Corp | 半導体装置の製造方法 |
| US5372860A (en) | 1993-07-06 | 1994-12-13 | Corning Incorporated | Silicon device production |
| JPH07109573A (ja) | 1993-10-12 | 1995-04-25 | Semiconductor Energy Lab Co Ltd | ガラス基板および加熱処理方法 |
| US5796116A (en) | 1994-07-27 | 1998-08-18 | Sharp Kabushiki Kaisha | Thin-film semiconductor device including a semiconductor film with high field-effect mobility |
| WO1996015550A1 (en) * | 1994-11-10 | 1996-05-23 | Lawrence Semiconductor Research Laboratory, Inc. | Silicon-germanium-carbon compositions and processes thereof |
| JPH08288215A (ja) * | 1995-04-17 | 1996-11-01 | Nippon Steel Corp | 半導体基板の製造方法およびその半導体基板 |
| US6342277B1 (en) | 1996-08-16 | 2002-01-29 | Licensee For Microelectronics: Asm America, Inc. | Sequential chemical vapor deposition |
| US5916365A (en) | 1996-08-16 | 1999-06-29 | Sherman; Arthur | Sequential chemical vapor deposition |
| US5807792A (en) | 1996-12-18 | 1998-09-15 | Siemens Aktiengesellschaft | Uniform distribution of reactants in a device layer |
| US6335280B1 (en) | 1997-01-13 | 2002-01-01 | Asm America, Inc. | Tungsten silicide deposition process |
| US6055927A (en) | 1997-01-14 | 2000-05-02 | Applied Komatsu Technology, Inc. | Apparatus and method for white powder reduction in silicon nitride deposition using remote plasma source cleaning technology |
| JP2953567B2 (ja) * | 1997-02-06 | 1999-09-27 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5849092A (en) | 1997-02-25 | 1998-12-15 | Applied Materials, Inc. | Process for chlorine trifluoride chamber cleaning |
| US6022587A (en) | 1997-05-13 | 2000-02-08 | Applied Materials, Inc. | Method and apparatus for improving film deposition uniformity on a substrate |
| TW417249B (en) | 1997-05-14 | 2001-01-01 | Applied Materials Inc | Reliability barrier integration for cu application |
| US6118216A (en) | 1997-06-02 | 2000-09-12 | Osram Sylvania Inc. | Lead and arsenic free borosilicate glass and lamp containing same |
| US6287965B1 (en) | 1997-07-28 | 2001-09-11 | Samsung Electronics Co, Ltd. | Method of forming metal layer using atomic layer deposition and semiconductor device having the metal layer as barrier metal layer or upper or lower electrode of capacitor |
| KR100385946B1 (ko) | 1999-12-08 | 2003-06-02 | 삼성전자주식회사 | 원자층 증착법을 이용한 금속층 형성방법 및 그 금속층을장벽금속층, 커패시터의 상부전극, 또는 하부전극으로구비한 반도체 소자 |
| KR100269306B1 (ko) | 1997-07-31 | 2000-10-16 | 윤종용 | 저온처리로안정화되는금속산화막으로구성된완충막을구비하는집적회로장치및그제조방법 |
| KR100261017B1 (ko) | 1997-08-19 | 2000-08-01 | 윤종용 | 반도체 장치의 금속 배선층을 형성하는 방법 |
| US6019838A (en) * | 1998-01-05 | 2000-02-01 | Memc Electronic Materials, Inc. | Crystal growing apparatus with melt-doping facility |
| US6042654A (en) | 1998-01-13 | 2000-03-28 | Applied Materials, Inc. | Method of cleaning CVD cold-wall chamber and exhaust lines |
| US6383955B1 (en) | 1998-02-05 | 2002-05-07 | Asm Japan K.K. | Silicone polymer insulation film on semiconductor substrate and method for forming the film |
| TW437017B (en) | 1998-02-05 | 2001-05-28 | Asm Japan Kk | Silicone polymer insulation film on semiconductor substrate and method for formation thereof |
| US6514880B2 (en) | 1998-02-05 | 2003-02-04 | Asm Japan K.K. | Siloxan polymer film on semiconductor substrate and method for forming same |
| US6159852A (en) | 1998-02-13 | 2000-12-12 | Micron Technology, Inc. | Method of depositing polysilicon, method of fabricating a field effect transistor, method of forming a contact to a substrate, method of forming a capacitor |
| US6797558B2 (en) | 2001-04-24 | 2004-09-28 | Micron Technology, Inc. | Methods of forming a capacitor with substantially selective deposite of polysilicon on a substantially crystalline capacitor dielectric layer |
| EP1060287B1 (en) | 1998-03-06 | 2005-01-26 | ASM America, Inc. | Method of depositing silicon with high step coverage |
| US6019839A (en) | 1998-04-17 | 2000-02-01 | Applied Materials, Inc. | Method and apparatus for forming an epitaxial titanium silicide film by low pressure chemical vapor deposition |
| JP4214585B2 (ja) | 1998-04-24 | 2009-01-28 | 富士ゼロックス株式会社 | 半導体デバイス、半導体デバイスの製造方法及び製造装置 |
| US6025627A (en) | 1998-05-29 | 2000-02-15 | Micron Technology, Inc. | Alternate method and structure for improved floating gate tunneling devices |
| FR2779572B1 (fr) | 1998-06-05 | 2003-10-17 | St Microelectronics Sa | Transistor bipolaire vertical a faible bruit et procede de fabrication correspondant |
| KR100275738B1 (ko) | 1998-08-07 | 2000-12-15 | 윤종용 | 원자층 증착법을 이용한 박막 제조방법 |
| JP4204671B2 (ja) | 1998-09-11 | 2009-01-07 | 三菱電機株式会社 | 半導体装置の製造方法 |
| KR100287180B1 (ko) | 1998-09-17 | 2001-04-16 | 윤종용 | 계면 조절층을 이용하여 금속 배선층을 형성하는 반도체 소자의 제조 방법 |
| KR100327328B1 (ko) | 1998-10-13 | 2002-05-09 | 윤종용 | 부분적으로다른두께를갖는커패시터의유전막형성방버뵤 |
| JP3516623B2 (ja) * | 1999-01-14 | 2004-04-05 | 松下電器産業株式会社 | 半導体結晶の製造方法 |
| JP3723396B2 (ja) * | 1999-02-23 | 2005-12-07 | サンゴバン・ティーエム株式会社 | 高純度結晶質無機繊維及びその製造方法 |
| US6305314B1 (en) | 1999-03-11 | 2001-10-23 | Genvs, Inc. | Apparatus and concept for minimizing parasitic chemical vapor deposition during atomic layer deposition |
| US6200893B1 (en) | 1999-03-11 | 2001-03-13 | Genus, Inc | Radical-assisted sequential CVD |
| JP4556329B2 (ja) | 1999-04-20 | 2010-10-06 | ソニー株式会社 | 薄膜形成装置 |
| US20030232554A1 (en) | 1999-05-04 | 2003-12-18 | Blum Ronald D. | Multi-layer tacky and water-absorbing shoe-cleaning product |
| US6124158A (en) | 1999-06-08 | 2000-09-26 | Lucent Technologies Inc. | Method of reducing carbon contamination of a thin dielectric film by using gaseous organic precursors, inert gas, and ozone to react with carbon contaminants |
| KR20010017820A (ko) | 1999-08-14 | 2001-03-05 | 윤종용 | 반도체 소자 및 그 제조방법 |
| US6391785B1 (en) | 1999-08-24 | 2002-05-21 | Interuniversitair Microelektronica Centrum (Imec) | Method for bottomless deposition of barrier layers in integrated circuit metallization schemes |
| US6511539B1 (en) | 1999-09-08 | 2003-01-28 | Asm America, Inc. | Apparatus and method for growth of a thin film |
| US6489241B1 (en) | 1999-09-17 | 2002-12-03 | Applied Materials, Inc. | Apparatus and method for surface finishing a silicon film |
| TW515032B (en) | 1999-10-06 | 2002-12-21 | Samsung Electronics Co Ltd | Method of forming thin film using atomic layer deposition method |
| FI117942B (fi) | 1999-10-14 | 2007-04-30 | Asm Int | Menetelmä oksidiohutkalvojen kasvattamiseksi |
| SG99871A1 (en) | 1999-10-25 | 2003-11-27 | Motorola Inc | Method for fabricating a semiconductor structure including a metal oxide interface with silicon |
| FR2801420B1 (fr) | 1999-11-23 | 2002-04-12 | St Microelectronics Sa | Transistor bipolaire vertical a faible bruit basse frequence et gain en courant eleve, et procede de fabrication correspondant |
| US6780704B1 (en) | 1999-12-03 | 2004-08-24 | Asm International Nv | Conformal thin films over textured capacitor electrodes |
| FI118804B (fi) | 1999-12-03 | 2008-03-31 | Asm Int | Menetelmä oksidikalvojen kasvattamiseksi |
| US6291319B1 (en) | 1999-12-17 | 2001-09-18 | Motorola, Inc. | Method for fabricating a semiconductor structure having a stable crystalline interface with silicon |
| US6348420B1 (en) | 1999-12-23 | 2002-02-19 | Asm America, Inc. | Situ dielectric stacks |
| EP1123991A3 (en) | 2000-02-08 | 2002-11-13 | Asm Japan K.K. | Low dielectric constant materials and processes |
| US6492283B2 (en) | 2000-02-22 | 2002-12-10 | Asm Microchemistry Oy | Method of forming ultrathin oxide layer |
| EP1266054B1 (en) | 2000-03-07 | 2006-12-20 | Asm International N.V. | Graded thin films |
| KR100363088B1 (ko) | 2000-04-20 | 2002-12-02 | 삼성전자 주식회사 | 원자층 증착방법을 이용한 장벽 금속막의 제조방법 |
| US6630413B2 (en) | 2000-04-28 | 2003-10-07 | Asm Japan K.K. | CVD syntheses of silicon nitride materials |
| US6458718B1 (en) | 2000-04-28 | 2002-10-01 | Asm Japan K.K. | Fluorine-containing materials and processes |
| WO2001099166A1 (en) | 2000-06-08 | 2001-12-27 | Genitech Inc. | Thin film forming method |
| KR100373853B1 (ko) | 2000-08-11 | 2003-02-26 | 삼성전자주식회사 | 반도체소자의 선택적 에피택시얼 성장 방법 |
| US6461909B1 (en) | 2000-08-30 | 2002-10-08 | Micron Technology, Inc. | Process for fabricating RuSixOy-containing adhesion layers |
| US20020163013A1 (en) | 2000-09-11 | 2002-11-07 | Kenji Toyoda | Heterojunction bipolar transistor |
| EP1327010B1 (en) | 2000-09-28 | 2013-12-04 | President and Fellows of Harvard College | Vapor deposition of silicates |
| KR100378186B1 (ko) | 2000-10-19 | 2003-03-29 | 삼성전자주식회사 | 원자층 증착법으로 형성된 박막이 채용된 반도체 소자 및그 제조방법 |
| US6613695B2 (en) | 2000-11-24 | 2003-09-02 | Asm America, Inc. | Surface preparation prior to deposition |
| AU2002225761A1 (en) | 2000-11-30 | 2002-06-11 | Asm America, Inc. | Thin films for magnetic devices |
| KR100385947B1 (ko) | 2000-12-06 | 2003-06-02 | 삼성전자주식회사 | 원자층 증착 방법에 의한 박막 형성 방법 |
| KR20020049875A (ko) | 2000-12-20 | 2002-06-26 | 윤종용 | 반도체 메모리 소자의 강유전체 커패시터 및 그 제조방법 |
| JP2002198525A (ja) | 2000-12-27 | 2002-07-12 | Toshiba Corp | 半導体装置及びその製造方法 |
| KR100393208B1 (ko) | 2001-01-15 | 2003-07-31 | 삼성전자주식회사 | 도핑된 다결정 실리콘-저매니움막을 이용한 반도체 소자및 그 제조방법 |
| US6426265B1 (en) | 2001-01-30 | 2002-07-30 | International Business Machines Corporation | Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance yield for Si-Ge bipolar technology |
| US6528374B2 (en) | 2001-02-05 | 2003-03-04 | International Business Machines Corporation | Method for forming dielectric stack without interfacial layer |
| US7026219B2 (en) | 2001-02-12 | 2006-04-11 | Asm America, Inc. | Integration of high k gate dielectric |
| KR101050377B1 (ko) | 2001-02-12 | 2011-07-20 | 에이에스엠 아메리카, 인코포레이티드 | 반도체 박막 증착을 위한 개선된 공정 |
| US20020117399A1 (en) | 2001-02-23 | 2002-08-29 | Applied Materials, Inc. | Atomically thin highly resistive barrier layer in a copper via |
| JP3547419B2 (ja) | 2001-03-13 | 2004-07-28 | 株式会社東芝 | 半導体装置及びその製造方法 |
| DE60220230T2 (de) | 2001-04-02 | 2007-09-13 | Matsushita Electric Industrial Co., Ltd., Kadoma | Herstellungsverfahren eines halbleiterbauelements |
| US6576535B2 (en) * | 2001-04-11 | 2003-06-10 | Texas Instruments Incorporated | Carbon doped epitaxial layer for high speed CB-CMOS |
| US6750119B2 (en) * | 2001-04-20 | 2004-06-15 | International Business Machines Corporation | Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD |
| JP2002343790A (ja) | 2001-05-21 | 2002-11-29 | Nec Corp | 金属化合物薄膜の気相堆積方法及び半導体装置の製造方法 |
| EP1393361A2 (en) | 2001-05-30 | 2004-03-03 | ASM America, Inc. | Low temperature load and bake |
| US6828218B2 (en) | 2001-05-31 | 2004-12-07 | Samsung Electronics Co., Ltd. | Method of forming a thin film using atomic layer deposition |
| US6391803B1 (en) | 2001-06-20 | 2002-05-21 | Samsung Electronics Co., Ltd. | Method of forming silicon containing thin films by atomic layer deposition utilizing trisdimethylaminosilane |
| US6709989B2 (en) | 2001-06-21 | 2004-03-23 | Motorola, Inc. | Method for fabricating a semiconductor structure including a metal oxide interface with silicon |
| US6861334B2 (en) | 2001-06-21 | 2005-03-01 | Asm International, N.V. | Method of fabricating trench isolation structures for integrated circuits using atomic layer deposition |
| US20030198754A1 (en) | 2001-07-16 | 2003-10-23 | Ming Xi | Aluminum oxide chamber and process |
| US20030066486A1 (en) | 2001-08-30 | 2003-04-10 | Applied Materials, Inc. | Microwave heat shield for plasma chamber |
| US6806145B2 (en) | 2001-08-31 | 2004-10-19 | Asm International, N.V. | Low temperature method of forming a gate stack with a high k layer deposited over an interfacial oxide layer |
| US6960537B2 (en) | 2001-10-02 | 2005-11-01 | Asm America, Inc. | Incorporation of nitrogen into high k dielectric film |
| US20030072884A1 (en) | 2001-10-15 | 2003-04-17 | Applied Materials, Inc. | Method of titanium and titanium nitride layer deposition |
| US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
| KR20030035152A (ko) | 2001-10-30 | 2003-05-09 | 주식회사 하이닉스반도체 | 반도체웨이퍼 제조방법 |
| US6743681B2 (en) | 2001-11-09 | 2004-06-01 | Micron Technology, Inc. | Methods of Fabricating Gate and Storage Dielectric Stacks having Silicon-Rich-Nitride |
| US6590344B2 (en) | 2001-11-20 | 2003-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Selectively controllable gas feed zones for a plasma reactor |
| US6551893B1 (en) | 2001-11-27 | 2003-04-22 | Micron Technology, Inc. | Atomic layer deposition of capacitor dielectric |
| US6773507B2 (en) | 2001-12-06 | 2004-08-10 | Applied Materials, Inc. | Apparatus and method for fast-cycle atomic layer deposition |
| US7081271B2 (en) | 2001-12-07 | 2006-07-25 | Applied Materials, Inc. | Cyclical deposition of refractory metal silicon nitride |
| EP1456875A2 (en) * | 2001-12-21 | 2004-09-15 | MEMC Electronic Materials, Inc. | Ideal oxygen precipitating silicon wafers with nitrogen/carbon stabilized oxygen precipitate nucleation centers and process for making the same |
| US6696332B2 (en) | 2001-12-26 | 2004-02-24 | Texas Instruments Incorporated | Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing |
| US6790755B2 (en) | 2001-12-27 | 2004-09-14 | Advanced Micro Devices, Inc. | Preparation of stack high-K gate dielectrics with nitrided layer |
| US6620670B2 (en) | 2002-01-18 | 2003-09-16 | Applied Materials, Inc. | Process conditions and precursors for atomic layer deposition (ALD) of AL2O3 |
| WO2003065424A2 (en) | 2002-01-25 | 2003-08-07 | Applied Materials, Inc. | Apparatus for cyclical deposition of thin films |
| US6911391B2 (en) | 2002-01-26 | 2005-06-28 | Applied Materials, Inc. | Integration of titanium and titanium nitride layers |
| JP3914064B2 (ja) | 2002-02-28 | 2007-05-16 | 富士通株式会社 | 混晶膜の成長方法及び装置 |
| US20030216981A1 (en) | 2002-03-12 | 2003-11-20 | Michael Tillman | Method and system for hosting centralized online point-of-sale activities for a plurality of distributed customers and vendors |
| US6825134B2 (en) | 2002-03-26 | 2004-11-30 | Applied Materials, Inc. | Deposition of film layers by alternately pulsing a precursor and high frequency power in a continuous gas flow |
| JP3937892B2 (ja) | 2002-04-01 | 2007-06-27 | 日本電気株式会社 | 薄膜形成方法および半導体装置の製造方法 |
| US7439191B2 (en) | 2002-04-05 | 2008-10-21 | Applied Materials, Inc. | Deposition of silicon layers for active matrix liquid crystal display (AMLCD) applications |
| US6846516B2 (en) | 2002-04-08 | 2005-01-25 | Applied Materials, Inc. | Multiple precursor cyclical deposition system |
| US6720027B2 (en) | 2002-04-08 | 2004-04-13 | Applied Materials, Inc. | Cyclical deposition of a variable content titanium silicon nitride layer |
| US6869838B2 (en) | 2002-04-09 | 2005-03-22 | Applied Materials, Inc. | Deposition of passivation layers for active matrix liquid crystal display (AMLCD) applications |
| US20030235961A1 (en) | 2002-04-17 | 2003-12-25 | Applied Materials, Inc. | Cyclical sequential deposition of multicomponent films |
| US20030213560A1 (en) | 2002-05-16 | 2003-11-20 | Yaxin Wang | Tandem wafer processing system and process |
| US20030215570A1 (en) | 2002-05-16 | 2003-11-20 | Applied Materials, Inc. | Deposition of silicon nitride |
| US6716719B2 (en) | 2002-05-29 | 2004-04-06 | Micron Technology, Inc. | Method of forming biasable isolation regions using epitaxially grown silicon between the isolation regions |
| US7105891B2 (en) | 2002-07-15 | 2006-09-12 | Texas Instruments Incorporated | Gate structure and method |
| US6723658B2 (en) | 2002-07-15 | 2004-04-20 | Texas Instruments Incorporated | Gate structure and method |
| US7449385B2 (en) | 2002-07-26 | 2008-11-11 | Texas Instruments Incorporated | Gate dielectric and method |
| US6919251B2 (en) | 2002-07-31 | 2005-07-19 | Texas Instruments Incorporated | Gate dielectric and method |
| US7186630B2 (en) | 2002-08-14 | 2007-03-06 | Asm America, Inc. | Deposition of amorphous silicon-containing films |
| KR100542736B1 (ko) | 2002-08-17 | 2006-01-11 | 삼성전자주식회사 | 원자층 증착법을 이용한 산화막의 형성방법 및 이를이용한 반도체 장치의 캐패시터 형성방법 |
| US7199023B2 (en) | 2002-08-28 | 2007-04-03 | Micron Technology, Inc. | Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed |
| US6759286B2 (en) | 2002-09-16 | 2004-07-06 | Ajay Kumar | Method of fabricating a gate structure of a field effect transistor using a hard mask |
| US6998305B2 (en) | 2003-01-24 | 2006-02-14 | Asm America, Inc. | Enhanced selectivity for epitaxial deposition |
| US7098141B1 (en) | 2003-03-03 | 2006-08-29 | Lam Research Corporation | Use of silicon containing gas for CD and profile feature enhancements of gate and shallow trench structures |
| JP3872027B2 (ja) | 2003-03-07 | 2007-01-24 | 株式会社東芝 | クリーニング方法及び半導体製造装置 |
| US20040226911A1 (en) | 2003-04-24 | 2004-11-18 | David Dutton | Low-temperature etching environment |
| CN100454200C (zh) | 2003-06-09 | 2009-01-21 | 喜开理株式会社 | 相对压力控制系统和相对流量控制系统 |
| US6982433B2 (en) | 2003-06-12 | 2006-01-03 | Intel Corporation | Gate-induced strain for MOS performance improvement |
| EP1519420A2 (en) | 2003-09-25 | 2005-03-30 | Interuniversitaire Microelectronica Centrum vzw ( IMEC) | Multiple gate semiconductor device and method for forming same |
| US7166528B2 (en) * | 2003-10-10 | 2007-01-23 | Applied Materials, Inc. | Methods of selective deposition of heavily doped epitaxial SiGe |
| JP2005167064A (ja) | 2003-12-04 | 2005-06-23 | Sharp Corp | 不揮発性半導体記憶装置 |
| US7045432B2 (en) | 2004-02-04 | 2006-05-16 | Freescale Semiconductor, Inc. | Method for forming a semiconductor device with local semiconductor-on-insulator (SOI) |
| US7071117B2 (en) | 2004-02-27 | 2006-07-04 | Micron Technology, Inc. | Semiconductor devices and methods for depositing a dielectric film |
| US7230274B2 (en) | 2004-03-01 | 2007-06-12 | Cree, Inc | Reduction of carrot defects in silicon carbide epitaxy |
| KR100532509B1 (ko) | 2004-03-26 | 2005-11-30 | 삼성전자주식회사 | SiGe를 이용한 트렌치 커패시터 및 그 형성방법 |
| US20050241671A1 (en) | 2004-04-29 | 2005-11-03 | Dong Chun C | Method for removing a substance from a substrate using electron attachment |
| KR100625175B1 (ko) | 2004-05-25 | 2006-09-20 | 삼성전자주식회사 | 채널층을 갖는 반도체 장치 및 이를 제조하는 방법 |
| US7579280B2 (en) | 2004-06-01 | 2009-08-25 | Intel Corporation | Method of patterning a film |
| US7396743B2 (en) | 2004-06-10 | 2008-07-08 | Singh Kaushal K | Low temperature epitaxial growth of silicon-containing films using UV radiation |
| US7361563B2 (en) | 2004-06-17 | 2008-04-22 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device using a selective epitaxial growth technique |
| KR100607409B1 (ko) | 2004-08-23 | 2006-08-02 | 삼성전자주식회사 | 기판 식각 방법 및 이를 이용한 반도체 장치 제조 방법 |
| TWI267951B (en) * | 2004-09-30 | 2006-12-01 | Taiwan Semiconductor Mfg | A device having multiple silicide types and a method for its fabrication |
| US7560322B2 (en) | 2004-10-27 | 2009-07-14 | Northrop Grumman Systems Corporation | Method of making a semiconductor structure for high power semiconductor devices |
| US7560352B2 (en) * | 2004-12-01 | 2009-07-14 | Applied Materials, Inc. | Selective deposition |
| US7682940B2 (en) | 2004-12-01 | 2010-03-23 | Applied Materials, Inc. | Use of Cl2 and/or HCl during silicon epitaxial film formation |
| US7312128B2 (en) * | 2004-12-01 | 2007-12-25 | Applied Materials, Inc. | Selective epitaxy process with alternating gas supply |
| US7235492B2 (en) | 2005-01-31 | 2007-06-26 | Applied Materials, Inc. | Low temperature etchant for treatment of silicon-containing surfaces |
| US7816236B2 (en) | 2005-02-04 | 2010-10-19 | Asm America Inc. | Selective deposition of silicon-containing films |
| KR101038843B1 (ko) | 2005-10-05 | 2011-06-03 | 어플라이드 머티어리얼스, 인코포레이티드 | 에피택셜막 형성 방법 및 장치 |
| US7598178B2 (en) | 2006-03-24 | 2009-10-06 | Applied Materials, Inc. | Carbon precursors for use during silicon epitaxial film formation |
| US7674337B2 (en) | 2006-04-07 | 2010-03-09 | Applied Materials, Inc. | Gas manifolds for use during epitaxial film formation |
| CN101415865B (zh) | 2006-04-07 | 2015-10-07 | 应用材料公司 | 用于外延膜层形成的集束型设备 |
| WO2008016650A2 (en) * | 2006-07-31 | 2008-02-07 | Applied Materials, Inc. | Methods of forming carbon-containing silicon epitaxial layers |
| US7588980B2 (en) | 2006-07-31 | 2009-09-15 | Applied Materials, Inc. | Methods of controlling morphology during epitaxial layer formation |
-
2007
- 2007-07-31 WO PCT/US2007/017193 patent/WO2008016650A2/en not_active Ceased
- 2007-07-31 TW TW096128085A patent/TWI379347B/zh not_active IP Right Cessation
- 2007-07-31 DE DE112007001814T patent/DE112007001814T5/de not_active Withdrawn
- 2007-07-31 CN CN201410226203.2A patent/CN103981568A/zh active Pending
- 2007-07-31 CN CNA2007800284872A patent/CN101496153A/zh active Pending
- 2007-07-31 KR KR1020097002917A patent/KR101160930B1/ko not_active Expired - Fee Related
- 2007-07-31 JP JP2009522864A patent/JP5090451B2/ja not_active Expired - Fee Related
- 2007-07-31 US US11/831,055 patent/US8029620B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| WO2008016650A3 (en) | 2008-04-10 |
| TWI379347B (en) | 2012-12-11 |
| US8029620B2 (en) | 2011-10-04 |
| CN103981568A (zh) | 2014-08-13 |
| WO2008016650A2 (en) | 2008-02-07 |
| US20080022924A1 (en) | 2008-01-31 |
| JP2009545886A (ja) | 2009-12-24 |
| JP5090451B2 (ja) | 2012-12-05 |
| CN101496153A (zh) | 2009-07-29 |
| KR101160930B1 (ko) | 2012-06-29 |
| DE112007001814T5 (de) | 2009-06-04 |
| KR20090037468A (ko) | 2009-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200818274A (en) | Methods of forming carbon-containing silicon epitaxial layers | |
| TWI327749B (en) | Use of cl2 and/or hcl during silicon epitaxial film formation | |
| TWI400744B (zh) | 含矽與碳磊晶層之形成 | |
| US7588980B2 (en) | Methods of controlling morphology during epitaxial layer formation | |
| TWI405248B (zh) | 沉積摻雜碳之磊晶半導體層之方法、沉積半導體材料的方法與裝置及在反應腔室中之基板上形成電晶體設備之方法 | |
| TWI442448B (zh) | 使用選擇性沉積製程製備mosfet元件的方法 | |
| TWI383435B (zh) | 含矽磊晶層之形成 | |
| TW200808995A (en) | Methods and systems for selectively depositing Si-containing films using chloropolysilanes | |
| TWI520227B (zh) | 高產率循環磊晶沈積與蝕刻方法 | |
| TWI419204B (zh) | 選擇性沈積 | |
| TWI467639B (zh) | 選擇性形成碳矽磊晶層 | |
| US20060019032A1 (en) | Low thermal budget silicon nitride formation for advance transistor fabrication | |
| TWI524392B (zh) | 穩定矽化金屬膜及其製造方法 | |
| TW201207166A (en) | Silicon wafer and production method thereof | |
| TW200834678A (en) | Selective epitaxy process control | |
| TWI414006B (zh) | 含有矽及碳之磷摻雜磊晶層的原位形成方法 | |
| KR101821707B1 (ko) | 인장 변형 적용들을 위한 고인장 실리콘 합금의 에피택시 | |
| TW201222669A (en) | Methods for depositing germanium-containing layers | |
| TW201828340A (zh) | 形成矽化物的方法 | |
| US20140299056A1 (en) | Low temperature migration enhanced Si-Ge epitaxy with plasma assisted surface activation | |
| TWI521600B (zh) | 在矽基材上形成高生長速率低電阻率的鍺膜之方法〈一〉 | |
| JP2001110750A5 (zh) | ||
| TW202039918A (zh) | 用於低溫矽化物形成的方法 | |
| JP2004281591A (ja) | 半導体エピタキシャルウエハとその製法,半導体装置及びその製法 | |
| EP2275591B1 (en) | Method for manufacturing a mono-crystalline layer of germanium or aluminium on a substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |