[go: up one dir, main page]

TW200801958A - Embedded system and related buffer size determining method thereof - Google Patents

Embedded system and related buffer size determining method thereof

Info

Publication number
TW200801958A
TW200801958A TW095121164A TW95121164A TW200801958A TW 200801958 A TW200801958 A TW 200801958A TW 095121164 A TW095121164 A TW 095121164A TW 95121164 A TW95121164 A TW 95121164A TW 200801958 A TW200801958 A TW 200801958A
Authority
TW
Taiwan
Prior art keywords
buffer size
embedded system
determining method
size determining
related buffer
Prior art date
Application number
TW095121164A
Other languages
English (en)
Other versions
TWI324305B (en
Inventor
Zung Hsu
Jung-Tsan Hsu
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Priority to TW095121164A priority Critical patent/TWI324305B/zh
Priority to US11/610,701 priority patent/US7552253B2/en
Publication of TW200801958A publication Critical patent/TW200801958A/zh
Application granted granted Critical
Publication of TWI324305B publication Critical patent/TWI324305B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
TW095121164A 2006-06-14 2006-06-14 Embedded system and related buffer size determining method thereof TWI324305B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW095121164A TWI324305B (en) 2006-06-14 2006-06-14 Embedded system and related buffer size determining method thereof
US11/610,701 US7552253B2 (en) 2006-06-14 2006-12-14 Systems and methods for determining size of a device buffer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095121164A TWI324305B (en) 2006-06-14 2006-06-14 Embedded system and related buffer size determining method thereof

Publications (2)

Publication Number Publication Date
TW200801958A true TW200801958A (en) 2008-01-01
TWI324305B TWI324305B (en) 2010-05-01

Family

ID=38862832

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095121164A TWI324305B (en) 2006-06-14 2006-06-14 Embedded system and related buffer size determining method thereof

Country Status (2)

Country Link
US (1) US7552253B2 (zh)
TW (1) TWI324305B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111479171B (zh) * 2019-01-23 2022-05-20 上海哔哩哔哩科技有限公司 Web播放不同视频源间的伪无缝切换方法、装置及介质

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6178475B1 (en) * 1994-12-19 2001-01-23 Advanced Micro Devices Inc. Multimedia system employing timers to properly allocate bus access
EP0718773A1 (en) * 1994-12-19 1996-06-26 Advanced Micro Devices, Inc. Bus access arbiter
US5916309A (en) * 1997-05-12 1999-06-29 Lexmark International Inc. System for dynamically determining the size and number of communication buffers based on communication parameters at the beginning of the reception of message
DE19842849C2 (de) * 1998-09-18 2001-02-01 Siemens Ag Verfahren und Anordnung zum Übertragen von digitalen Daten
WO2002086747A1 (en) * 2001-04-24 2002-10-31 Broadcom Corporation Integrated gigabit ethernet pci-x controller
KR100480605B1 (ko) * 2002-07-25 2005-04-06 삼성전자주식회사 네트워크 제어기의 송신부 버퍼 및 수신부 버퍼를제어하는 방법 및 네트워크 제어기
US8923307B2 (en) * 2003-07-14 2014-12-30 Broadcom Corporation Method and system for an integrated dual port gigabit ethernet controller chip
US20070198730A1 (en) * 2006-02-17 2007-08-23 Via Technologies Inc. Embedded system with a bus and arbitration method for same

Also Published As

Publication number Publication date
US7552253B2 (en) 2009-06-23
TWI324305B (en) 2010-05-01
US20070294439A1 (en) 2007-12-20

Similar Documents

Publication Publication Date Title
ZA200509431B (en) Method and system for exchanging data between computer systems and auxiliary displays
TWI346878B (en) System, master device, computer system, and method for transmitting data between a master device and a plurality of slave devices
EP1836663A4 (en) APPARATUS AND METHOD FOR TRANSFERRING DATA TO A PHARMACEUTICAL MIXING SYSTEM
TW200739353A (en) Method and system for providing indeterminate read data latency in a memory system
WO2009114341A3 (en) Method and system for configuring solar energy systems
EP1999683A4 (en) DEVICE, SYSTEM AND METHOD FOR DETERMINING THE CONFORMITY OF A FIGURE TO A POSITIONING INSTRUCTION IN AN IMAGE
EP2040171A4 (en) DEVICE AND METHOD FOR COMPUTER SYSTEM MANAGEMENT
TW200617680A (en) Establishing command order in an out of order DMA command queue
TW200951710A (en) Method for updating control program of physical storage device in storage virtualization system and storage virtualization controller and system thereof
WO2011048467A3 (en) Method and system for display output stutter
AU2003209422A8 (en) Method and apparatus for supplementary command bus in a computer system
WO2011114090A3 (en) Requests and data handling in a bus architecture
MX2013015121A (es) Transferencia de datos simultanea y control de error para reducir la latencia y mejorar la capacidad de procesamiento a un anfitrion.
WO2009051099A1 (ja) コンテンツ取得装置、プログラム、コンテンツ取得方法、およびコンテンツ取得システム
EP3462327A3 (en) Systems, methods and apparatus for memory access and scheduling
TW200801962A (en) Substitute sata host for communicating with a sata device and related methods
TW200728983A (en) Memory access request arbitration
GB2416055B (en) A method and apparatus to improve multi-CPU system performance for accesses to memory
WO2010039508A3 (en) Virtual wiring
EP2213518A4 (en) DISPLAY SYSTEM, DISPLAY OUTPUT DEVICE, DISPLAY CONTROL, DISPLAY CONTROL METHOD, DISPLAY CONTROL PROGRAM AND COMPUTER READABLE RECORDING MEDIUM
TW200637232A (en) System and method for auto-configuring a telecommunication device with an embedded controller
IL209984A0 (en) A method of performing data mediation, and an associated computer program product, data mediation device and information system
TW200801958A (en) Embedded system and related buffer size determining method thereof
TW200723001A (en) Delayed memory access request arbitration
TW200737992A (en) Systems and methods for changing rate-control setting during video encoding