[go: up one dir, main page]

TW200801931A - Debug device and method for bus - Google Patents

Debug device and method for bus

Info

Publication number
TW200801931A
TW200801931A TW095121671A TW95121671A TW200801931A TW 200801931 A TW200801931 A TW 200801931A TW 095121671 A TW095121671 A TW 095121671A TW 95121671 A TW95121671 A TW 95121671A TW 200801931 A TW200801931 A TW 200801931A
Authority
TW
Taiwan
Prior art keywords
bridge chip
signal
address signal
north bridge
debug device
Prior art date
Application number
TW095121671A
Other languages
English (en)
Other versions
TWI317871B (en
Inventor
Jing Rung Wang
Henry Hsieh
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Priority to TW095121671A priority Critical patent/TWI317871B/zh
Priority to US11/608,601 priority patent/US7610513B2/en
Publication of TW200801931A publication Critical patent/TW200801931A/zh
Application granted granted Critical
Publication of TWI317871B publication Critical patent/TWI317871B/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
TW095121671A 2006-06-16 2006-06-16 Debug device and method for bus TWI317871B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW095121671A TWI317871B (en) 2006-06-16 2006-06-16 Debug device and method for bus
US11/608,601 US7610513B2 (en) 2006-06-16 2006-12-08 Debug device for detecting bus transmission and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095121671A TWI317871B (en) 2006-06-16 2006-06-16 Debug device and method for bus

Publications (2)

Publication Number Publication Date
TW200801931A true TW200801931A (en) 2008-01-01
TWI317871B TWI317871B (en) 2009-12-01

Family

ID=38862603

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095121671A TWI317871B (en) 2006-06-16 2006-06-16 Debug device and method for bus

Country Status (2)

Country Link
US (1) US7610513B2 (zh)
TW (1) TWI317871B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI561974B (en) * 2012-06-05 2016-12-11 Litepoint Corp System and method for execution of user-defined instrument command sequences using multiple hardware and analysis modules
CN106406154A (zh) * 2015-07-30 2017-02-15 新唐科技股份有限公司 侦错系统及其控制方法

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090144585A1 (en) * 2007-12-04 2009-06-04 Ting-Chun Lu Debugging method of the basic input/output system
CN101609422B (zh) * 2008-06-19 2013-07-17 环旭电子股份有限公司 主板除错卡
CN102214132B (zh) * 2011-05-16 2014-07-02 曙光信息产业股份有限公司 一种调试龙芯cpu和南北桥芯片的方法和装置
CN105842615B (zh) * 2015-01-14 2019-03-05 扬智科技股份有限公司 可于异常状态下进行调试的系统芯片及其调试方法
CN115691651A (zh) * 2022-12-29 2023-02-03 摩尔线程智能科技(北京)有限责任公司 一种用于测试芯片的方法和装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4280285A (en) * 1977-05-09 1981-07-28 The Singer Company Simulator complex data transmission system having self-testing capabilities
TW514791B (en) * 2001-05-28 2002-12-21 Via Tech Inc Structure, method and related control chip for accessing device of computer system with system management bus
US6922821B1 (en) * 2001-11-15 2005-07-26 Cypress Semiconductor Corp. System and a method for checking lock step consistency between an in circuit emulation and a microcontroller while debugging process is in progress
TW584800B (en) * 2002-10-25 2004-04-21 Via Tech Inc Method, computer and peripheral/expansion bus bridge for booting up with debug system
US7493478B2 (en) * 2002-12-05 2009-02-17 International Business Machines Corporation Enhanced processor virtualization mechanism via saving and restoring soft processor/system states
TW591532B (en) * 2003-03-07 2004-06-11 Mediatek Inc Firmware structuring method and related apparatus for unifying handling of execution responses of subroutines
US7444499B2 (en) * 2006-03-28 2008-10-28 Sun Microsystems, Inc. Method and system for trace generation using memory index hashing
US20080148104A1 (en) * 2006-09-01 2008-06-19 Brinkman Michael G Detecting an Agent Generating a Parity Error on a PCI-Compatible Bus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI561974B (en) * 2012-06-05 2016-12-11 Litepoint Corp System and method for execution of user-defined instrument command sequences using multiple hardware and analysis modules
CN106406154A (zh) * 2015-07-30 2017-02-15 新唐科技股份有限公司 侦错系统及其控制方法
CN106406154B (zh) * 2015-07-30 2018-10-23 新唐科技股份有限公司 侦错系统及其控制方法

Also Published As

Publication number Publication date
US7610513B2 (en) 2009-10-27
US20070294055A1 (en) 2007-12-20
TWI317871B (en) 2009-12-01

Similar Documents

Publication Publication Date Title
WO2006119387A3 (en) System and method for determining tibial rotation
MY150206A (en) Auxiliary display gadget for distributed content
WO2008005948A3 (en) A method and system for determining and sharing a user's web presence
WO2010068492A3 (en) Error detection in a multi-processor data processing system
DE602007001699D1 (de) ung
GB2472169A (en) System and method for providing a system management command
TW200739600A (en) Multi-port memory device with serial input/output interface and control method thereof
TW200801931A (en) Debug device and method for bus
TW200636585A (en) Software breakpoints for use with memory devices
GB2456985A (en) System and method for determing seismic event location
TW200731074A (en) Hardware-assisted device configuration detection
TW200632643A (en) System and method for data analysis
WO2005078586A3 (de) Einrichtung und verfahren zur analyse von eingebetteten systemen für sicherheitskritische rechnersysteme in kraftfahrzeugen
ATE335326T1 (de) Rundsendearbitrierung in einem multidomainvorrichtung
WO2007149620A3 (en) System and method for sharing reset and background communication on a single mcu pin
WO2007086150A1 (ja) メモリ破壊検出方法および装置
TW200627162A (en) South and north bridge circuit and related computer system for supporting CPU
TW200745871A (en) System having bus architecture for improving CPU performance and method thereof
ATE528899T1 (de) Vorrichtung für eine automatische internetverbindung
DE10347196A1 (de) Vorrichtung zur Überprüfung einer Schnittstelle
TW200943895A (en) Method and system for sensing identity-distinguishable
TW200701078A (en) Method for determining blocking signal
GB2359169A (en) Method and apparatus for decoupling internal latencies of a bus bridge from those on an external bus
DE602007011437D1 (de) Schnittstellenkarte für eine verarbeitungseinrichtung
TWI268427B (en) Coordinating method of bus data transmission specification