CN201051111Y - piercing probe - Google Patents
piercing probe Download PDFInfo
- Publication number
- CN201051111Y CN201051111Y CNU2007201547779U CN200720154777U CN201051111Y CN 201051111 Y CN201051111 Y CN 201051111Y CN U2007201547779 U CNU2007201547779 U CN U2007201547779U CN 200720154777 U CN200720154777 U CN 200720154777U CN 201051111 Y CN201051111 Y CN 201051111Y
- Authority
- CN
- China
- Prior art keywords
- probe
- printed circuit
- circuit board
- package body
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Tests Of Electronic Circuits (AREA)
- Measuring Leads Or Probes (AREA)
Abstract
Description
技术领域 technical field
本实用新型涉及一种探针,尤其涉及一种刺穿式探针。The utility model relates to a probe, in particular to a piercing probe.
背景技术 Background technique
电子组装测试包括两种基本类型:裸板测试和加载测试。裸板测试是在完成线路板生产后进行,主要检查短路、开路、网表的导通性。在制造过程中还有许多其它的检查和验证方法。加载测试在组装过程完成后进行,它比裸板测试复杂。Electronic assembly testing consists of two basic types: bare board testing and loading testing. The bare board test is carried out after the circuit board production is completed, mainly to check the short circuit, open circuit and the continuity of the netlist. There are many other inspection and verification methods during the manufacturing process. Load testing is performed after the assembly process and is more complex than bare board testing.
组装阶段的测试包括:生产缺陷分析(MDA)、在线测试(ICT)和功能测试(使产品在应用环境下工作)及其三者的组合。最近几年,组装测试还增加了自动光学检测(AOI)和自动X射线检测。它们可提供电路板的静态图像及不同平面上的X射线电路板的分层图像,从而可确定虚焊及焊点桥接缺陷。The testing in the assembly phase includes: production defect analysis (MDA), in-circuit testing (ICT) and functional testing (making the product work in the application environment) and a combination of the three. In recent years, assembly testing has also added automated optical inspection (AOI) and automated X-ray inspection. They provide static images of the board as well as layered images of the X-ray board on different planes, enabling the identification of open solder joints and solder bridging defects.
通常的测试有五种类型,它们主要的功能如下:1.裸板测试:检查未黏着零部件的电路板上的开路和短路缺陷;2.生产缺陷分析:检查已黏着零部件的电路板上焊点的短路和开路缺陷;3.在线测试:认证每个单个零部件的运作;4.功能测试:认证电路的功能模块的运作;5.组合测试:在线测试和功能测试的组合测试。There are usually five types of tests, and their main functions are as follows: 1. Bare board test: check for open and short circuits on circuit boards with unattached components; 2. Production defect analysis: check for circuit boards with attached components Short-circuit and open-circuit defects of solder joints; 3. Online test: certify the operation of each individual component; 4. Functional test: certify the operation of the functional module of the circuit; 5. Combination test: a combination test of online test and functional test.
除了上述针对印刷电路板的测试以外,当然也有针对集成电路或集成电路载板(例如球栅阵列BGA封装体)的测试。例如:台湾专利公告号第490077号的专利:半导体封装组件之测试治具。In addition to the above-mentioned tests for printed circuit boards, there are of course tests for integrated circuits or integrated circuit substrates (such as ball grid array BGA packages). For example: Taiwan Patent Publication No. 490077 patent: test fixture for semiconductor packaging components.
如图1所示,该图为现有技术封装体的测试夹具的示意图。如图1所示,现有封装体的测试夹具主要包括针板14、设置在针板14中的多个探针16,而封装体10则具有多个锡球12。As shown in FIG. 1 , which is a schematic diagram of a test fixture for a package in the prior art. As shown in FIG. 1 , the test fixture of the existing package mainly includes a
在进行测试时,将封装体10放入针板14的凹槽后,封装体10的多个锡球12会接触到相对的多个探针16,并由该些探针16对封装体10输入测试讯号,而进行测试工作。When testing, after the
然而,在封装体10的多个锡球12接触到相对的多个探针16时,探针16很容易使锡球12脱落,导致封装体10无法正常使用,而必须被送回封装体10的制造商处重新填上锡球12之后才能使用。However, when the plurality of
实用新型内容Utility model content
本实用新型的主要目的在于提供一种刺穿式探针,其依据电路设计,利用足够尖锐且坚硬的多个探针端子,刺穿印刷电路板对封装体(BGA)的连接线路,而可间接通过印刷电路板的连接线路对封装体作测试,可完全避免损坏封装体。The main purpose of the utility model is to provide a piercing probe, which uses a plurality of sharp and hard probe terminals according to the circuit design to pierce the connection circuit between the printed circuit board and the package (BGA), and can The package is tested indirectly through the connection lines of the printed circuit board, which can completely avoid damage to the package.
基于上述目的,本实用新型所述的刺穿式探针,该探针结构包含:Based on the above purpose, the piercing probe described in the utility model, the probe structure includes:
一探针套筒,为中空柱状体;A probe sleeve, which is a hollow column;
多个探针端子,其为金属材质,且由该探针套筒内部凸设而出;a plurality of probe terminals, which are made of metal and protrude from the inside of the probe sleeve;
以及一导线,电性连接至该些探针端子,且电性连接至一测试讯号源。and a wire electrically connected to the probe terminals and electrically connected to a test signal source.
利用足够尖锐且坚硬的多个探针端子,刺穿印刷电路板的表面绝缘层而电性接触到连接线路,并经由导线传输测试讯号至连接线路,而进行电性测试。Using a plurality of sharp and hard probe terminals to pierce the surface insulation layer of the printed circuit board to electrically contact the connection line, and transmit the test signal to the connection line through the wire to perform electrical testing.
本实用新型的有益效果在于,利用本实用新型刺穿式探针中足够尖锐且坚硬的多个探针端子,间接通过印刷电路板的连接线路对封装体作测试,可完全避免损坏封装体,从而也避免了现有技术在测试时因为探针的关系而易导致封装体的锡球脱落的问题。The beneficial effect of the utility model is that, using the multiple sharp and hard probe terminals in the piercing probe of the utility model, the package body can be tested indirectly through the connection line of the printed circuit board, which can completely avoid damage to the package body. Therefore, the problem that the solder balls of the package body are likely to fall off due to the relationship between the probes during the test in the prior art is also avoided.
附图说明 Description of drawings
图1为现有技术封装体测试夹具的示意图;1 is a schematic diagram of a prior art package test fixture;
图2为本实用新型的刺穿式探针结构的示意图;Fig. 2 is the schematic diagram of piercing type probe structure of the present utility model;
图3A和图3B为利用本实用新型的刺穿式探针结构的操作示意图。FIG. 3A and FIG. 3B are schematic diagrams of the operation of the piercing probe structure of the present invention.
其中,附图标记说明如下:Wherein, the reference signs are explained as follows:
10封装体10 packages
12锡球12 solder balls
14针板14-pin board
16探针16 probes
20探针套筒20 probe sleeves
22探针端子22 probe terminals
24导线24 wires
30印刷电路板30 printed circuit boards
32连接线路32 connecting lines
34绝缘层34 insulating layer
36基板36 substrates
具体实施方式 Detailed ways
请参阅图2与图3A~3B。图2为本实用新型刺穿式探针结构的示意图。图3A~3B为利用本实用新型刺穿式探针结构的操作示意图。Please refer to FIG. 2 and FIGS. 3A-3B . Fig. 2 is a schematic diagram of the structure of the piercing probe of the present invention. 3A-3B are schematic diagrams of the operation of using the piercing probe structure of the present invention.
简单来说,如图3B所示,为了避免在测试时因为探针16的关系而导致封装体10的锡球12脱落,可利用本实用新型刺穿式探针中足够尖锐且坚硬的多个探针端子22,刺穿印刷电路板30的绝缘层34,电性接触到封装体10(例如BGA)在印刷电路板30上的连接线路32,而达到间接地通过印刷电路板30的连接线路32对封装体10作测试,完全避免损坏封装体10。以下将对本实用新型刺穿式探针及如何利用本实用新型刺穿式探针作测试操作进行详细说明。In simple terms, as shown in FIG. 3B , in order to avoid the
如图2所示,本实用新型刺穿式探针结构主要包含有中空柱状体的探针套筒20、由探针套筒20内部凸设而出的多个探针端子22以及电性连接至该些探针端子22的导线24。所述多个探针端子22均为金属材质导线,同时导线24在探针套筒20内部电性连接至该些探针端子22,且又电性连接至测试讯号源(图中未显示),因此该测试讯号源的测试讯号可经由导线24被同时传输至多个探针端子22。As shown in Figure 2, the piercing probe structure of the present invention mainly includes a hollow cylindrical probe sleeve 20, a plurality of
如图3A至3B所示,待测的印刷电路板30上具有连接线路32(为方便说明起见在此仅描绘其中一条线路,但实际上应该会有多条线路),并在预定位置安装好封装体10。按照预定的电路设计图,连接线路32除了电性连接至封装体10的预定管脚(即如图1所示的锡球12)以外,还电性连接至其它电子元件或线路。此外,如图3B所示,待测的印刷电路板30还进一步包含基板36、以及覆盖连接线路32的绝缘层34(例如防焊绿漆)。As shown in Figures 3A to 3B, the printed
如图3B所示,在进行测试时,先依据电路设计图,找出封装体10的特定管脚所电性连接到的连接线路32,然后再利用本实用新型刺穿式探针结构中足够尖锐且坚硬的多个探针端子22刺穿印刷电路板30的绝缘层34,而电性接触至连接线路32,而达到通过印刷电路板30的连接线路32对封装体10间接地作测试,完全避免损坏封装体10的目的。As shown in Figure 3B, when testing, first find out the
除此之外,在本实用新型刺穿式探针结构中,多个探针端子22在数量上可对称的设置。如此,在刺穿印刷电路板30的绝缘层34时,因为平均地分散了刺穿力量,避免过度刺穿造成意外地刺穿超过连接线路32,而电性接触到其它层面中的线路,致使无法顺利测试的情形发生。In addition, in the piercing probe structure of the present invention, the plurality of
通过以上较佳具体实施例的详述,希望能更加清楚地描述本实用新型的特征与保护范围,而并非意图以上述所揭露的较佳具体实施例来对本实用新型的保护范围加以限制。Through the above detailed description of the preferred embodiments, it is hoped that the features and protection scope of the present utility model can be described more clearly, and the protection scope of the present utility model is not intended to be limited by the preferred specific embodiments disclosed above.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201547779U CN201051111Y (en) | 2007-05-17 | 2007-05-17 | piercing probe |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201547779U CN201051111Y (en) | 2007-05-17 | 2007-05-17 | piercing probe |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201051111Y true CN201051111Y (en) | 2008-04-23 |
Family
ID=39337604
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2007201547779U Expired - Fee Related CN201051111Y (en) | 2007-05-17 | 2007-05-17 | piercing probe |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201051111Y (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102288858A (en) * | 2011-05-19 | 2011-12-21 | 昆山鑫立电子科技有限公司 | Detecting device for printed circuit board |
| WO2017063781A1 (en) * | 2015-10-15 | 2017-04-20 | Continental Automotive Gmbh | Multilayer printed circuit board |
-
2007
- 2007-05-17 CN CNU2007201547779U patent/CN201051111Y/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102288858A (en) * | 2011-05-19 | 2011-12-21 | 昆山鑫立电子科技有限公司 | Detecting device for printed circuit board |
| WO2017063781A1 (en) * | 2015-10-15 | 2017-04-20 | Continental Automotive Gmbh | Multilayer printed circuit board |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9329227B2 (en) | Method and apparatus for testing interconnection reliability of a ball grid array on a testing printed circuit board | |
| CN101231322B (en) | Test connection method for integrated circuit open circuit/ short-circuit | |
| CN101154609B (en) | Bump testing unit, device and testing method | |
| CN202018494U (en) | Four-wire type PCB test fixture | |
| US20090027072A1 (en) | Apparatus for testing chips with ball grid array | |
| CN106526452A (en) | System and method for achieving PCBA automatic detection by use of probe | |
| TW201800771A (en) | Substrate inspection apparatus | |
| CN201051111Y (en) | piercing probe | |
| US6867597B2 (en) | Method and apparatus for finding a fault in a signal path on a printed circuit board | |
| JP2009270835A (en) | Inspection method and device for semiconductor component | |
| CN101146402A (en) | Circuit Pad Structure | |
| CN201069462Y (en) | Measuring device for circuit board | |
| CN101308162A (en) | Piercing type probe and method for testing packaging body by using same | |
| TWI755342B (en) | Testing device for testing memory controller | |
| KR101350793B1 (en) | Jig for testing open/short of printed circuit board | |
| CN102621463B (en) | Support plate with airtight conducting holes used for semiconductor testing device and manufacture method thereof | |
| JP2008102070A (en) | Electronic component inspection probe | |
| US20080061812A1 (en) | Component-attach test vehicle | |
| JP2006165325A (en) | Wiring structure of substrate mounted with IC package, and method of inspecting electrical connection failure | |
| CN223426728U (en) | Chip board level test board, chip board level test machine and chip board level test system | |
| JP2011237446A (en) | Method for collectively moving ic | |
| JP2014020815A (en) | Substrate inspection device and substrate inspection method | |
| CN107843831A (en) | A kind of circuit board test point thread guide devices | |
| KR101083999B1 (en) | Inspection Method of Substrate Assembly | |
| JP5495303B2 (en) | Semiconductor module and semiconductor module inspection method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080423 Termination date: 20150517 |
|
| EXPY | Termination of patent right or utility model |