CN1220621C - Post-package technology for microelectromechinical system - Google Patents
Post-package technology for microelectromechinical system Download PDFInfo
- Publication number
- CN1220621C CN1220621C CN 03119029 CN03119029A CN1220621C CN 1220621 C CN1220621 C CN 1220621C CN 03119029 CN03119029 CN 03119029 CN 03119029 A CN03119029 A CN 03119029A CN 1220621 C CN1220621 C CN 1220621C
- Authority
- CN
- China
- Prior art keywords
- bonding
- cover plate
- deposited
- micro
- mems
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Micromachines (AREA)
Abstract
Description
技术领域technical field
本发明属于微机电系统封装领域。The invention belongs to the field of packaging of micro-electromechanical systems.
背景技术Background technique
微机电系统(Micro-ElectroMechanical systems,MEMS)技术能使传感器和执行器尺寸减小到微米和纳米量级,MEMS封装和微电子封装最大的差别在于MEMS必须经常与外界接触。这使得MEMS封装更为昂贵,可占器件成本的70~90%,而一般IC(集成电路)封装成本仅占30%左右。因此,MEMS设计者必须在设计最初阶段考虑封装的设计、工艺和可靠性。如美国TI公司的“数字微镜模块(DMD)”、美国AD公司加速度计、美国Motorola公司的压力传感器,就是因为从一开始就考虑封装均大获成功。MEMS器件必须为封装和装配而设计,否则MEMS器件的工业化将是一句空话。这也是MEMS器件十几年发展却没有迅速工业化的原因之一。工艺和选材对产品的性能非常重要,但封装过程往往导致产品的失效。对每个公司来说,封装是每个公司的知识产权,无论专利或文章均很少见到。有人认为MEMS封装应该是微加工过程中器件制造的一部分,从而可解决个别器件的封装问题,但这个观点并不能解决针对大批量生产的MEMS封装问题,因此,通用的封装技术有着广泛的需求。MEMS后封装技术需满足几个要求:a)不对MEMS微结构或微电路造成损害;b)能广泛应用于不同的MEMS工艺;c)汲取发展已成熟的IC封装技术以节省研发费用;d)另外,一些MEMS器件需要真空气密封装,另一些则需要在低温的环境中封装。因为大多数MEMS具有活动结构,气密性封装是封装的最高形式。对此类元件封装要求a)有一个空腔,b)一个保护MEMS器件的帽子,c)气密封装的强力键合,d)降低制造成本的圆片级批处理工艺,e)保护MEMS器件以免损伤的低温工艺,以及f)同时简化装配过程。Micro-Electro-Mechanical systems (MEMS) technology can reduce the size of sensors and actuators to micron and nanometer levels. The biggest difference between MEMS packaging and microelectronic packaging is that MEMS must often be in contact with the outside world. This makes MEMS packaging more expensive, which can account for 70-90% of device costs, while general IC (integrated circuit) packaging costs only account for about 30%. Therefore, MEMS designers must consider package design, process, and reliability at the earliest stages of design. For example, the "Digital Micromirror Module (DMD)" of TI Company of the United States, the accelerometer of AD Company of the United States, and the pressure sensor of Motorola Company of the United States, all achieved great success because of the consideration of packaging from the very beginning. MEMS devices must be designed for packaging and assembly, otherwise the industrialization of MEMS devices will be empty talk. This is also one of the reasons why MEMS devices have been developed for more than ten years but have not been industrialized rapidly. Process and material selection are very important to the performance of the product, but the packaging process often leads to product failure. For each company, packaging is the intellectual property of each company, and neither patents nor articles are rarely seen. Some people think that MEMS packaging should be a part of device manufacturing in the micromachining process, so as to solve the packaging problem of individual devices, but this view cannot solve the problem of MEMS packaging for mass production. Therefore, there is a wide demand for general packaging technology. MEMS post-packaging technology needs to meet several requirements: a) no damage to MEMS microstructure or microcircuit; b) can be widely used in different MEMS processes; c) absorb mature IC packaging technology to save research and development costs; d) In addition, some MEMS devices need to be vacuum-sealed, while others need to be packaged in a low-temperature environment. Because most MEMS have active structures, hermetic packaging is the highest form of packaging. Packaging for such components requires a) a cavity, b) a cap to protect the MEMS device, c) strong bonding for hermetic packaging, d) a wafer-level batch process to reduce manufacturing costs, e) protect the MEMS device A low-temperature process to avoid damage, and f) simplify the assembly process at the same time.
最近,报道了几种MEMS后封装工艺方面的新成果。在1997年J.T.Butler,V.M.Bright,and J.H.Comtois,“Advanced multichip module packaging ofmicroelectromechanical systems,”in Proc.1997 Int.Conf.Solid-State SensorsActuators,Transducers’97,1997,pp.261-264.等研究了一种先进的MCM封装方法,他采用将裸芯片嵌入预加工的基片上的高密度互连工艺,S.Vander Groen,M.Rosmeulen,P.Jansen,K.Baert,and L.Deferm,“CMOS compatible wafer scaleadhesive bonding for circuit transfer,”in Proc.1997 Int.Conf.Solid-State SensorsActuators,Transducers’97,1997,pp.629-632.报道了一种基于环氧树脂键合的CMOS电路转换技术,该方法克服了表面粗糙度问题,但树脂并不是气密封的很好材料。Recently, several new achievements in MEMS post-packaging processes have been reported. In 1997 J.T.Butler, V.M.Bright, and J.H.Comtois, "Advanced multichip module packaging ofmicroelectromechanical systems," in Proc.1997 Int.Conf.Solid-State SensorsActuators, Transducers'97, 1997, pp.261-264. etc. studied An Advanced MCM Packaging Method Using a High-Density Interconnect Process Embedding Bare Dies on a Prefabricated Substrate, S. Vander Groen, M. Rosmeulen, P. Jansen, K. Baert, and L. Deferm, "CMOS compatible wafer scaleadhesive bonding for circuit transfer," in Proc.1997 Int.Conf.Solid-State SensorsActuators, Transducers'97, 1997, pp.629-632. Reported a CMOS circuit conversion technology based on epoxy resin bonding, This method overcomes the surface roughness problem, but resins are not very good materials for hermetic sealing.
在1996年M.B.Cohn,Y.Liang,R.T.How,and A.P.Pisano,“Wafer-to-wafer transfer ofmicrostructures for vacuum packaging,”in Proc.IEEE Solid-State Sensor ActuatorWorkshop,1996,pp.32-35.等使用2μm厚的多晶硅帽进行硅-金共晶键合这个晶元-晶元真空封装工艺,然而试验结果显示50天后存在微泄漏。这些近年来的研究成果说明强烈需要一种通用MEMS后封装工艺。In 1996 M.B.Cohn, Y.Liang, R.T.How, and A.P.Pisano, "Wafer-to-wafer transfer of microstructures for vacuum packaging," in Proc.IEEE Solid-State Sensor ActuatorWorkshop, 1996, pp.32-35. The 2μm thick polysilicon cap is used for silicon-gold eutectic bonding in this wafer-to-wafer vacuum packaging process, but the test results show that there are micro-leakages after 50 days. These recent research results indicate a strong need for a general MEMS post-packaging process.
众所周知,在键合工艺中,“紧密接触”和温度是两个主要因素,而键合则是器件封装的关键。“紧密接触”是将两个表面合在一起,而温度则提供键合能量。在1983年T.R.Anthony,“Anodic bonding of imperfect surfaces”,J.Appl.Phys.,vol.54,pp.2419-2427,1983.研究了表面粗糙度对阳极键合工艺影响的理论研究,得到粗糙表面会影响键合参数,如温度、时间和所加的力。虽然回流或机械擦拭可改进表面平整度,但这些方法并不适用于绝大多数MEMS制造工艺。As we all know, in the bonding process, "close contact" and temperature are two main factors, and bonding is the key to device packaging. "Intense contact" brings the two surfaces together, and the temperature provides the bonding energy. In 1983, T.R.Anthony, "Anodic bonding of imperfect surfaces", J.Appl.Phys., vol.54, pp.2419-2427, 1983. studied the theoretical study of the influence of surface roughness on the anodic bonding process, and obtained roughness The surface affects bonding parameters such as temperature, time and applied force. Although reflow or mechanical wiping can improve surface planarity, these methods are not suitable for the vast majority of MEMS manufacturing processes.
关于温度,许多经常使用到的键合方法,如熔融和阳极键合,需要高温,从而对器件造成伤害且产生热应力问题。另一方面,为了得到好的键合质量必须提高温度。以前许多种MEMS器件中都使用了硅键合技术,如压力传感器、微泵生物医学传感器或者化学传感器,都需要机械互连来键和在硅片上。玻璃通常作为在300-400℃左右的温度范围内的阳极键和的材料使用。K.E.Peterson and P.Barth etal.,“Silicon fusion bonding for pressure sensors,”in 1988 Solid-State Sensor ActuatorWorkshop,1988,pp.177-180.研究了在超过1000℃的高温条件下不同类型硅熔融键合和硅一二氧化硅键合。Trenson.Lee and Coln在不同的应用中使用了共晶键合。硅熔融键合大多用于硅绝缘体工艺,如硅一二氧化硅键合和硅一硅键合,其键合力很强,试验证明这种方法是可行的。可惜由于温度高达1000℃以上,以致它不适用于MEMS后封装。Q.-Y.Tong,G.Cha,R.Roman,and U.Gosele,“Low temperaturewafer direct bonding,”J.Microelectromech.Syst.,vol.3,pp.29-35,1994.H.Takagi,K.Kikuchi,R.Maeda,T.R.Chung,and T.Suga,“Surface activated bonding of siliconwafers at room temperature,”Appl.Phys Lett.,vol.68,pp.2222-2224,1996.关于低温硅-硅键合的报道,这些新方法都需要表面进行特殊处理,这不能应用于MEMS后封装中。Regarding temperature, many commonly used bonding methods, such as fusion and anodic bonding, require high temperatures, causing damage to the device and creating thermal stress issues. On the other hand, the temperature must be increased in order to obtain good bond quality. Silicon bonding has previously been used in many types of MEMS devices, such as pressure sensors, micropump biomedical sensors, or chemical sensors, that require mechanical interconnects to bond and bond to silicon. Glass is generally used as a material for anodic bonding in the temperature range around 300-400°C. K.E.Peterson and P.Barth et al., "Silicon fusion bonding for pressure sensors," in 1988 Solid-State Sensor Actuator Workshop, 1988, pp.177-180. Researched different types of silicon fusion bonding at high temperatures exceeding 1000 °C bonded to silicon-silicon dioxide. Trenson, Lee and Coln used eutectic bonding in different applications. Silicon fusion bonding is mostly used in silicon insulator technology, such as silicon-silicon dioxide bonding and silicon-silicon bonding, and its bonding force is very strong. Experiments have proved that this method is feasible. Unfortunately, due to the high temperature above 1000°C, it is not suitable for MEMS post-packaging. Q.-Y. Tong, G. Cha, R. Roman, and U. Gosele, "Low temperature wafer direct bonding," J. Microelectromech. Syst., vol.3, pp.29-35, 1994. H. Takagi, K. Kikuchi, R. Maeda, T.R. Chung, and T. Suga, "Surface activated bonding of silicon wafers at room temperature," Appl. Phys Lett., vol.68, pp.2222-2224, 1996. On low-temperature silicon-silicon Bonding has been reported, and these new methods require special surface treatment, which cannot be applied in MEMS post-packaging.
阳极键合的发现可追溯到1969年。Wajjis和Pomerantz发现玻璃和金属在辅助高电场的帮助下以低于玻璃熔点温度大约200-400℃范围内键合,这项技术后来广泛应用于生物传感器中的集成电路和压力传感器中密封小孔。后来L.bowman andJ.Meindl,“The packaging of implantable integrated sensors,”IEEE Trans.Biomed.Eng.,vol.BMEe-33,pp.248-255,1986.M.Esashi,“Encapsulated micromechanical sensors,”Microsyst.Technol.,vol.1,pp.2-9,1994.报道了采用不同的机理来降低温度的可能性,可惜,玻璃上过多的碱性金属的可能污染和高电场对微电路的可能伤害以及要求较平整的键合表面,都限制了阳极键合在MEMS后封装中的应用。The discovery of anodic bonding dates back to 1969. Wajjis and Pomerantz found that glass and metal are bonded at a temperature below the melting point of glass by about 200-400 °C with the help of an auxiliary high electric field. This technology was later widely used in integrated circuits in biosensors and sealing small holes in pressure sensors. . Later L.bowman and J.Meindl, "The packaging of implantable integrated sensors," IEEE Trans.Biomed.Eng., vol.BMEe-33, pp.248-255, 1986. M.Esashi, "Encapsulated micromechanical sensors," Microsyst .Technol., vol.1, pp.2-9, 1994. reported the possibility of using a different mechanism to reduce the temperature, unfortunately, the possible contamination of too much alkali metal on the glass and the possible contamination of the microcircuit by the high electric field Damage and the need for a relatively flat bonding surface limit the application of anodic bonding in MEMS post-packaging.
除了上面所讨论的固体类型硅键合外,还有液体类型键合。在硅共晶键合中,金是使用的最普遍的材料。金与硅可在363℃形成共晶合金,而363℃低于纯金或纯金或纯硅的熔点,为了得到好的共晶键合,必须很好的控制工艺条件,如温度和时间。In addition to the solid-type silicon bonding discussed above, there is also a liquid-type bonding. In silicon eutectic bonding, gold is the most commonly used material. Gold and silicon can form a eutectic alloy at 363°C, and 363°C is lower than the melting point of pure gold or pure gold or pure silicon. In order to obtain a good eutectic bonding, the process conditions, such as temperature and time, must be well controlled.
以上所述的集成的整体加热和密封已成功地进行MEMS后封装,但它有几个缺点:首先,在标准的表面加工工艺后进行的几个高温步骤,由于整体加热造成电路和温度敏感材料受到损害。其次,后封装工艺非常具体且与工艺相关。MEMS公司和研究者必须将后封装工艺和它们自己微制造工艺结合。第三,微壳的厚度受到薄膜沉淀台阶的限制。在最后的封装过程中,薄的微壳在高压注塑中很难保持完好无损。The integrated bulk heating and sealing described above has been successful for MEMS post-packaging, but it has several disadvantages: First, the several high temperature steps performed after the standard surface finishing got damage. Second, the post-package process is very specific and process-dependent. MEMS companies and researchers must integrate post-package processes with their own microfabrication processes. Third, the thickness of the microshells is limited by the film precipitation steps. During the final encapsulation process, the thin microshells are difficult to keep intact in high pressure injection molding.
发明内容Contents of the invention
本发明提出一种微机电系统后封装工艺,其目的是在限制区内取得高温以得到更好的键合强度,而在晶元级保持低温以保护MEMS微结构和微电路。同时采用双墙键合来进一步提高封装的气密性从而提高MEMS器件的成品率。The invention proposes a micro-electro-mechanical system post-packaging process, the purpose of which is to obtain high temperature in a restricted area to obtain better bonding strength, and maintain a low temperature at the wafer level to protect MEMS microstructures and microcircuits. At the same time, double-wall bonding is used to further improve the airtightness of the package, thereby improving the yield of MEMS devices.
本发明一种微机电系统后封装工艺,顺序包括下述步骤:(1)在盖板上对应底板微机电系统器件位置加工与其相应尺寸空间的凹坑,(2)在盖板上沉淀电热绝缘层以覆盖盖板及凹坑内表面,(3)沿凹坑边界线在盖板上沉淀内外两圈导电加热带,两圈导电加热带之间电绝缘,其间隔为5-30微米,(4)将盖板和底板对准盖合使得凹坑刚好封装相应的微机电系统器件,(5)向两圈导电加热带分别或同时输入电流,在底板和盖板之间实现键合。The post-packaging process of micro-electro-mechanical systems of the present invention comprises the following steps in sequence: (1) processing pits on the cover plate corresponding to the position of the micro-electro-mechanical system components on the bottom plate and the corresponding size space, (2) depositing electric heat insulation on the cover plate layer to cover the cover plate and the inner surface of the pit, (3) deposit two inner and outer conductive heating bands on the cover plate along the boundary line of the pit, and electrically insulate between the two circles of conductive heating bands, and the interval is 5-30 microns, (4 ) Align the cover plate and the base plate so that the pit just encapsulates the corresponding MEMS device, (5) input current to the two coils of conductive heating tape separately or simultaneously, and realize bonding between the base plate and the cover plate.
所述的微机电系统后封装工艺,其进一步的特征在于:所述盖板上沉淀电热绝缘层后,先沿凹坑边界线在盖板上沉淀导电材料引出线,再在其上沉淀一层电绝缘材料,然后再沉淀导电加热带。The MEMS post-packaging process is further characterized in that: after depositing the electric thermal insulation layer on the cover plate, first deposit the conductive material lead-out line on the cover plate along the boundary line of the pit, and then deposit a layer on it The electrically insulating material is then deposited with conductive heating tape.
所述的微机电系统后封装工艺,所述盖板上沉淀导电加热带后,可以沉淀一层电绝缘材料覆盖导电加热带,再沿两圈导电加热带轨迹分别沉淀一层键合材料,然后实施后续步骤。In the MEMS post-packaging process, after the conductive heating tape is deposited on the cover plate, a layer of electrically insulating material can be deposited to cover the conductive heating tape, and then a layer of bonding material can be deposited along the tracks of the two turns of the conductive heating tape, and then Implement next steps.
所述的微机电系统后封装工艺,所述盖板上凹坑可以采用化学同相刻蚀、异相刻蚀或者机加工形式;所述电热绝缘层、导电材料引出线、电绝缘材料、导电加热带和键合材料的沉淀方法可以为CVD、溅射或蒸镀中的一种;所述键合方式可以为熔融、共晶、焊料中的两种或者两种以上综合而成。In the microelectromechanical system post-packaging process, the pits on the cover can be chemically etched in the same phase, out of phase, or machined; The deposition method of the tape and the bonding material can be one of CVD, sputtering or evaporation; the bonding method can be two or more of melting, eutectic and solder.
所述的微机电系统后封装工艺,盖板可以为硅片、玻璃或者陶瓷材料,电热绝缘层可以为氧化硅材料;导电加热带可以采用金、多晶硅中的一种;电绝缘材料可以为氮化硅、二氧化硅或二者的混合物中的一种;键合材料可以为二氧化硅、金、多晶硅中的一种。In the MEMS post-packaging process, the cover plate can be made of silicon wafer, glass or ceramic material, and the electrothermal insulating layer can be made of silicon oxide material; the conductive heating belt can be one of gold and polysilicon; the electrical insulating material can be nitrogen One of silicon dioxide, silicon dioxide or a mixture of the two; the bonding material can be one of silicon dioxide, gold, and polysilicon.
所述的微机电系统后封装工艺,采用焊料作为键合方式时,焊料为铟。In the MEMS post-packaging process, when solder is used as the bonding method, the solder is indium.
为了提高MEMS封装的生产率,降低MEMS封装的成本,一般采用圆片级封装。首先在底板上加工出矩形阵列的MEMS芯片,在盖板上用同相或异相刻蚀腐蚀出同样阵列的凹坑,接着在其上沉淀一层电热绝缘层,再沿凹坑的外围边界轨迹线沉淀一层导电加热带,在其上沉淀一层电热绝缘材料,再在距凹坑外围边界轨迹线一定距离处(如3μm)再沉淀另一层导电加热带,形成内外嵌套的微加热带。将底板和盖板对准接近,给两微加热带输入相同或者不同的电流,在轻微的压力下就能形成双墙键合。In order to improve the productivity of MEMS packaging and reduce the cost of MEMS packaging, wafer-level packaging is generally used. Firstly, a rectangular array of MEMS chips is processed on the bottom plate, and the pits of the same array are etched on the cover plate by etching in the same phase or out of phase, and then a layer of electric insulation layer is deposited on it, and then along the peripheral boundary track of the pits Precipitate a layer of conductive heating belt on the line, deposit a layer of electric insulation material on it, and then deposit another layer of conductive heating belt at a certain distance (such as 3 μm) from the outer boundary track of the pit to form an inner and outer nested micro heating bring. Align the bottom plate and the cover plate closely, input the same or different currents to the two micro heating strips, and form double-wall bonding under slight pressure.
在本发明提出的工艺中,底板材料一般为硅、玻璃或陶瓷,而盖板材料可为硅、玻璃、陶瓷材料。当盖板材料为硅时,必须在盖板上沉淀一层电绝缘层来防止电流扩散到盖板中。In the process proposed by the present invention, the bottom plate material is generally silicon, glass or ceramics, while the cover plate material can be silicon, glass, or ceramic materials. When the cover plate material is silicon, an electrically insulating layer must be deposited on the cover plate to prevent current from diffusing into the cover plate.
在各种键合工艺中,除阳极键合和熔融和共晶等圆片直接键合外,其它键合工艺都需中间层材料即键合材料,根据键合工艺所要求达到的温度和金属对键合质量所带来的影响来选择微加热带材料。对于不同的中音层键合工艺采用不同的键合材料。如焊料键合采用焊料铟,若键合材料是导电的且盖板也是导电的,则须在盖板上沉淀一层电热绝缘层来同键合材料电热绝缘。In various bonding processes, except for direct bonding of wafers such as anodic bonding and melting and eutectic, other bonding processes require intermediate layer materials, namely bonding materials, according to the temperature and metal required by the bonding process The effect on the bonding quality is used to select the material of the micro-heating tape. Different bonding materials are used for different midrange layer bonding processes. If the solder bonding uses solder indium, if the bonding material is conductive and the cover is also conductive, a layer of electrical insulation must be deposited on the cover to insulate the bonding material.
既能作微加热线又同时作中间层的材料为多晶硅、金。对于硅-硅/玻璃熔融键合,多晶硅既作微加热线又作为键合材料。局部硅-玻璃熔融键合工艺为:首先硅器件基片沉积二氧化硅和重掺磷多晶硅。将硼硅酸玻璃(耐热玻璃)压在多晶硅微加热器上面。给多晶硅微加热器输入71mA的电流,产生1300℃的高温,在轻微压力下形成熔融键合。对于硅-金共晶键合,金既作微加热线又作为键合材料。局部共晶键合工艺为:硅片首先热氧化生成氧化层作为电热绝缘层,铬沉淀在上面作为粘接层,其上再沉淀金作为微加热线,在1Mpa压力下,清洁的硅帽(Cap)压在基片的上面形成共晶键合。这两种直接键合工艺简单,但却存在一个问题:在这两种工艺中,微加热线的原子容易扩散或熔融到盖板上使得电阻发生变化,温度接着发生变化,从而影响键合质量的一致性。因此必须不但提高电流密度来维持高温不变化。对于气密性要求较高的MEMS器件,可优先采用中间层键合工艺如焊料键合等。The materials that can be used as micro-heating wires and as the intermediate layer at the same time are polysilicon and gold. For silicon-silicon/glass fusion bonding, polysilicon acts as both a micro-heating wire and as a bonding material. The local silicon-glass fusion bonding process is as follows: firstly, silicon dioxide and heavily phosphorus-doped polysilicon are deposited on the silicon device substrate. Borosilicate glass (Pyrex) was pressed onto the polysilicon microheater. Input a current of 71 mA to the polysilicon micro-heater to generate a high temperature of 1300 ° C, and form a fusion bond under slight pressure. For silicon-gold eutectic bonding, gold is used as both micro-heating wire and bonding material. The local eutectic bonding process is as follows: the silicon wafer is first thermally oxidized to form an oxide layer as an electric thermal insulation layer, chromium is deposited on it as an adhesive layer, and gold is deposited on it as a micro-heating wire. Under a pressure of 1Mpa, a clean silicon cap ( Cap) is pressed on top of the substrate to form a eutectic bond. These two direct bonding processes are simple, but there is a problem: in these two processes, the atoms of the micro-heating wire are easily diffused or fused to the cover plate so that the resistance changes, and the temperature changes, which affects the bonding quality consistency. Therefore, it is necessary not only to increase the current density to maintain the high temperature unchanged. For MEMS devices with higher airtightness requirements, the intermediate layer bonding process such as solder bonding can be preferred.
对于焊料键合工艺,先在基片上生长出1μm厚的热氧化物层。接着在盖板上热氧化法生长氧化硅作为电热绝缘层,掺磷多晶硅微加热器接着沉淀在上面形成微加热器。LPCVD氧化硅沉淀在上面作为电绝缘层。接着再沉淀焊料。由于微加热线与中间层分开,从而避免了微加热线的受损。For the solder bonding process, a 1 μm thick thermal oxide layer is first grown on the substrate. Next, silicon oxide is grown on the cover plate by thermal oxidation as an electric thermal insulation layer, and phosphorus-doped polysilicon micro heaters are then deposited on it to form micro heaters. LPCVD silicon oxide is deposited on top as an electrically insulating layer. The solder is then deposited again. Since the micro-heating wire is separated from the middle layer, damage to the micro-heating wire is avoided.
本发明提供了一种局部加热的工艺,该工艺通过局部加热来提高键合区域的温度,但在邻近键合区域的地方保持低温,从而减少高温对MEMS内部电路和温度敏感性材料的损害。其局部加热效果是通过电阻式微加热线输入电流后产生热量来实现的,其温度可达1000℃,为了防止高温扩散到其他不需高温的地方,须在领近区域沉淀一层热绝缘层,该绝缘层能将1000℃的高温减少到80℃。从而整个器件保持低温。同时为了防止电流流进底板和盖板,该热绝缘层也是电绝缘层。The present invention provides a local heating process, which increases the temperature of the bonding area by local heating, but maintains a low temperature adjacent to the bonding area, thereby reducing the damage of high temperature to MEMS internal circuits and temperature sensitive materials. Its local heating effect is realized by generating heat after inputting current through the resistive micro-heating wire. The insulating layer can reduce the high temperature of 1000°C to 80°C. The entire device is thus kept at a low temperature. At the same time, in order to prevent current from flowing into the bottom plate and the cover plate, the thermal insulation layer is also an electrical insulation layer.
为了提高MEMS器件的气密性封装效果,提高产品的使用寿命和成品率,本发明采用双墙式键合工艺即同时采用两种相同或不同的键合工艺如熔融-熔融键合,熔融-焊料键合等。虽然两条微加热线增加了几微米的宽度,由于键合质量得到提高,该工艺适合于气密性要求较高的MEMS器件特别是军标MEMS产品。In order to improve the airtight packaging effect of MEMS devices and improve the service life and yield of products, the present invention adopts a double-wall bonding process, that is, two identical or different bonding processes such as fusion-melt bonding and fusion-melt bonding are adopted simultaneously. Solder bonding, etc. Although the width of the two micro-heating lines is increased by a few microns, due to the improved bonding quality, this process is suitable for MEMS devices with higher airtightness requirements, especially military standard MEMS products.
本发明的局部加热双墙键合工艺带来几个机遇:首先,能得到更好、更快的温度控制;其次,用高温来提高键合质量;第三,要求高温的新的键合机制,如钎焊可应用于MEMS中,因此,局部加热双墙键合工艺将在广泛的MEMS器件中得到潜在应用,并可望推动MEMS封装领域的发展。The locally heated double wall bonding process of the present invention brings several opportunities: first, better and faster temperature control can be obtained; second, high temperature is used to improve bond quality; third, new bonding mechanisms that require high temperature , such as brazing can be applied to MEMS, therefore, the local heating double-wall bonding process will be potentially applied in a wide range of MEMS devices, and is expected to promote the development of the MEMS packaging field.
附图说明Description of drawings
图1表示本发明的实施例1,Fig. 1 shows embodiment 1 of the present invention,
图2为本发明的实施例2。Fig. 2 is embodiment 2 of the present invention.
具体实施方式Detailed ways
以下结合图1、图2进一步说明本发明的实施状态。The implementation state of the present invention will be further described below in conjunction with FIG. 1 and FIG. 2 .
实施例1:金、多晶硅两材料既作为加热材料又作为键合材料实施例。Embodiment 1: The two materials of gold and polysilicon are used as both heating material and bonding material.
先在硅底板1上生长出1μm厚的热氧化物二氧化硅层2。接着在其上制造出谐振器的微结构3,接着在盖板4对应底板mems器件位置加工出凹坑5,再沉淀1μm厚的热氧化物二氧化硅层6,然后沿凹坑边界线在盖板上沉淀1.6μm厚的掺磷多晶硅作为内圈导电加热带7,再在盖板上内外边界线上沉淀0.45μm厚的LPCVD氧化硅作为电绝缘层8。接着再在外边界线上沉淀0.15μm铬10以增强金的附着力。再在外边界线上沉淀1μm厚的金12,将盖板压在底板上面。分别给两条微加热线输入45mA、15mA的电流,从而形成键合。两条微加热器温度通过红外测温仪非接触测量高达800℃和370℃,所加压力为0.2Mpa,键合在1.5分钟内完成,对键合部位进行拉伸试验以检查接口的键合强度。实验结果显示形成了强烈的熔融和共晶双墙键合。Firstly, a 1 μm thick thermal oxide silicon dioxide layer 2 is grown on the silicon base plate 1 . Then manufacture the microstructure 3 of the resonator on it, then process a pit 5 on the cover plate 4 corresponding to the mems device position of the bottom plate, and then deposit a thermal oxide silicon dioxide layer 6 with a thickness of 1 μm, and then place it along the boundary line of the pit Phosphorus-doped polycrystalline silicon with a thickness of 1.6 μm is deposited on the cover plate as the inner conductive heating belt 7 , and LPCVD silicon oxide with a thickness of 0.45 μm is deposited on the inner and outer boundary lines of the cover plate as the electrical insulating layer 8 . Then deposit 0.15 μm chromium 10 on the outer boundary line to enhance the adhesion of gold. Then deposit gold 12 with a thickness of 1 μm on the outer boundary line, and press the cover plate on the bottom plate. Input currents of 45mA and 15mA to the two micro-heating wires respectively to form bonds. The temperature of the two micro heaters is measured non-contact by an infrared thermometer up to 800°C and 370°C, the applied pressure is 0.2Mpa, and the bonding is completed within 1.5 minutes. A tensile test is carried out on the bonded part to check the bonding of the interface strength. Experimental results show the formation of strong fusion and eutectic double-wall bonding.
实施例2:采用局部加热的熔融和焊料双墙键合工艺来制造和封装微谐振器。Example 2: Fabrication and packaging of microresonators using locally heated fusion and solder double-wall bonding processes.
先在硅底板1上生长出1μm厚的热氧化物二氧化硅层2。接着在其上制造出谐振器的微结构3,接着在盖板4对应底板mems器件位置加工出凹坑5,再沉淀1μm厚的热氧化物二氧化硅层6,然后沿凹坑边界线在盖板上沉淀1.45μm厚的掺磷多晶硅作为内圈导电加热带7,再在盖板上外边界线上沉淀0.45μm厚的掺磷多晶硅作为外圈导电加热带9,接着在盖板上沉淀0.45μm厚的LPCVD氧化硅作为电绝缘层8,再在外边界线上沉淀0.15μm铬10以增强焊料铟的附着力。再在外边界线上沉淀1μm厚的铟焊料键合材料11,再在内边界线上LPCVD二氧化硅键合材料并与外圈的铟平齐,将盖板压在底板上面。分别给两条微加热线输入60mA、20mA的电流,从而形成键合。两条微加热器温度通过非接触测量高达1000℃和300℃,所加压力为0.2Mpa,键合在2分钟内完成,对键合部位进行拉伸试验以检查接口的键合强度。实验结果显示形成了强烈的熔融和焊料双墙键合。Firstly, a 1 μm thick thermal oxide silicon dioxide layer 2 is grown on the silicon base plate 1 . Then manufacture the microstructure 3 of the resonator on it, then process a pit 5 on the cover plate 4 corresponding to the mems device position of the bottom plate, and then deposit a thermal oxide silicon dioxide layer 6 with a thickness of 1 μm, and then place it along the boundary line of the pit Precipitate 1.45 μm thick phosphorus-doped polysilicon on the cover plate as the inner ring conductive heating belt 7, then deposit 0.45 μm thick phosphorus-doped polysilicon on the outer boundary line of the cover plate as the outer ring conductive heating belt 9, and then deposit 0.45 μm thick on the cover plate. μm thick LPCVD silicon oxide is used as an electrical insulating layer 8, and 0.15 μm chromium 10 is deposited on the outer boundary line to enhance the adhesion of solder indium. Then deposit 1 μm thick indium solder bonding material 11 on the outer boundary line, and then LPCVD silicon dioxide bonding material on the inner boundary line to be flush with the indium on the outer ring, and press the cover plate on the bottom plate. Input currents of 60mA and 20mA to the two micro-heating wires respectively to form bonds. The temperature of the two micro-heaters is measured up to 1000°C and 300°C through non-contact measurement, the applied pressure is 0.2Mpa, and the bonding is completed within 2 minutes. A tensile test is performed on the bonding site to check the bonding strength of the interface. Experimental results show the formation of strong fusion and solder double-wall bonds.
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03119029 CN1220621C (en) | 2003-04-30 | 2003-04-30 | Post-package technology for microelectromechinical system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03119029 CN1220621C (en) | 2003-04-30 | 2003-04-30 | Post-package technology for microelectromechinical system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1449990A CN1449990A (en) | 2003-10-22 |
| CN1220621C true CN1220621C (en) | 2005-09-28 |
Family
ID=28684385
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 03119029 Expired - Fee Related CN1220621C (en) | 2003-04-30 | 2003-04-30 | Post-package technology for microelectromechinical system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1220621C (en) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI251712B (en) | 2003-08-15 | 2006-03-21 | Prime View Int Corp Ltd | Interference display plate |
| TW593127B (en) | 2003-08-18 | 2004-06-21 | Prime View Int Co Ltd | Interference display plate and manufacturing method thereof |
| KR100575363B1 (en) * | 2004-04-13 | 2006-05-03 | 재단법인서울대학교산학협력재단 | Vacuum mounting method of micromechanical element and micromechanical element vacuum-installed by this method |
| CN100430708C (en) * | 2004-07-21 | 2008-11-05 | 华新丽华股份有限公司 | Electromechanical element, micro-electromechanical and resonant element manufacturing and air density testing method |
| US7701631B2 (en) | 2004-09-27 | 2010-04-20 | Qualcomm Mems Technologies, Inc. | Device having patterned spacers for backplates and method of making the same |
| US7424198B2 (en) | 2004-09-27 | 2008-09-09 | Idc, Llc | Method and device for packaging a substrate |
| US7184202B2 (en) | 2004-09-27 | 2007-02-27 | Idc, Llc | Method and system for packaging a MEMS device |
| CN100470305C (en) * | 2004-09-27 | 2009-03-18 | Idc公司 | Electronic device and method for protecting a microelectromechanical system array with a structurally reinforced backplane |
| US8124434B2 (en) | 2004-09-27 | 2012-02-28 | Qualcomm Mems Technologies, Inc. | Method and system for packaging a display |
| US7668415B2 (en) | 2004-09-27 | 2010-02-23 | Qualcomm Mems Technologies, Inc. | Method and device for providing electronic circuitry on a backplate |
| WO2007120885A2 (en) | 2006-04-13 | 2007-10-25 | Qualcomm Mems Technologies, Inc. | Mems devices and processes for packaging such devices |
| US8379392B2 (en) | 2009-10-23 | 2013-02-19 | Qualcomm Mems Technologies, Inc. | Light-based sealing and device packaging |
| CN102194973B (en) * | 2010-02-02 | 2014-04-30 | 中山大学 | Wafer-grade packaging method of ultraviolet LED packaging structure |
| CN101898746B (en) * | 2010-04-16 | 2012-04-11 | 东南大学 | MEMS Device Wafer Level Integrated Packaging Method Requiring Different Atmospheric Pressures |
| CN102583218A (en) * | 2012-03-06 | 2012-07-18 | 华中科技大学 | Silicon-based airtight packaging casing |
| CN105439079A (en) * | 2014-08-18 | 2016-03-30 | 中芯国际集成电路制造(上海)有限公司 | MEMS device and preparation method thereof and electronic device |
| CN107352503A (en) * | 2016-05-09 | 2017-11-17 | 江苏英特神斯科技有限公司 | The anode linkage method and its application of polycrystalline silicon medium and glass on a kind of silicon substrate insulating barrier |
| CN114530432A (en) * | 2022-01-19 | 2022-05-24 | 安徽光智科技有限公司 | Metal bonding packaging structure and packaging process |
-
2003
- 2003-04-30 CN CN 03119029 patent/CN1220621C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1449990A (en) | 2003-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1220621C (en) | Post-package technology for microelectromechinical system | |
| JP4486229B2 (en) | Wafer package manufacturing method | |
| Wolffenbuttel et al. | Low-temperature silicon wafer-to-wafer bonding using gold at eutectic temperature | |
| US6793829B2 (en) | Bonding for a micro-electro-mechanical system (MEMS) and MEMS based devices | |
| US6429511B2 (en) | Microcap wafer-level package | |
| CN105480935B (en) | CMOS-MEMS integrating devices and manufacture method including multiple chambers under different controlled pressures | |
| US7989248B2 (en) | Method of forming monolithic CMOS-MEMS hybrid integrated, packaged structures | |
| US20060211177A1 (en) | Structure and process for packaging RF MEMS and other devices | |
| US8394679B2 (en) | Nano-structured gasket for cold weld hermetic MEMS package and method of manufacture | |
| US20090151972A1 (en) | Cold weld hermetic mems package and method of manufacture | |
| US9102511B2 (en) | Hermetic plastic molded MEMS device package and method of fabrication | |
| JPH08306936A (en) | Sealed cavity device and method thereof | |
| TW201542309A (en) | Process for the eutectic bonding of two carrier devices | |
| US6939778B2 (en) | Method of joining an insulator element to a substrate | |
| CN109553065A (en) | MEMS device and packaging method of MEMS | |
| US20110315315A1 (en) | Method for sealing two elements by low temperature thermocompression | |
| CN102164847A (en) | Contacting device for making spaced electrically conductive connections between microstructured components | |
| US20140264647A1 (en) | Method of forming monolithic cmos-mems hybrid integrated, packaged structures | |
| EP1199744B1 (en) | Microcap wafer-level package | |
| US7115182B2 (en) | Anodic bonding process for ceramics | |
| JP5774855B2 (en) | Package and manufacturing method thereof | |
| Cohn et al. | MEMS packaging on a budget (fiscal and thermal) | |
| US8896132B2 (en) | Electronic device and fabrication method thereof | |
| EP3469625A1 (en) | Thermocompression bonding with raised feature | |
| CN119013775A (en) | Vacuum packaging method of semiconductor device and semiconductor device manufactured thereby |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |