Farazdel et al., 1999 - Google Patents
Understanding and using the SP SwitchFarazdel et al., 1999
View PDF- Document ID
- 15232838474893925554
- Author
- Farazdel A
- Archondo-Callao G
- Hocks E
- Sakachi T
- Vagnini F
- Publication year
- Publication venue
- International Technical Support Organization, http://www. redbooks. ibm. com, SG24-5161-00
External Links
Snippet
Although the IBM RS/6000 Scalable Powerparallel (SP) supercomputer is now more than five years old, and enjoying its second generation of switch technology, the SP Switch is still quite a mystery to many. It embodies leading-edge technology in an area where few people …
- 238000005516 engineering process 0 abstract description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
- H04L29/02—Communication control; Communication processing contains provisionally no documents
- H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
- H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing packet switching networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7921316B2 (en) | Cluster-wide system clock in a multi-tiered full-graph interconnect architecture | |
US7827428B2 (en) | System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture | |
US6081883A (en) | Processing system with dynamically allocatable buffer memory | |
US7779148B2 (en) | Dynamic routing based on information of not responded active source requests quantity received in broadcast heartbeat signal and stored in local data structure for other processor chips | |
Nowatzyk et al. | The S3. mp scalable shared memory multiprocessor | |
JP2566681B2 (en) | Multi-processing system | |
Kronenberg et al. | VAXcluster: A closely-coupled distributed system | |
JP3783017B2 (en) | End node classification using local identifiers | |
US7958183B2 (en) | Performing collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architecture | |
US5941969A (en) | Bridge for direct data storage device access | |
US7590898B2 (en) | Heartbeat mechanism for cluster systems | |
US8140731B2 (en) | System for data processing using a multi-tiered full-graph interconnect architecture | |
US7809970B2 (en) | System and method for providing a high-speed message passing interface for barrier operations in a multi-tiered full-graph interconnect architecture | |
US7769892B2 (en) | System and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architecture | |
US7769891B2 (en) | System and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architecture | |
US20090198957A1 (en) | System and Method for Performing Dynamic Request Routing Based on Broadcast Queue Depths | |
US20090064139A1 (en) | Method for Data Processing Using a Multi-Tiered Full-Graph Interconnect Architecture | |
US20090063815A1 (en) | System and Method for Providing Full Hardware Support of Collective Operations in a Multi-Tiered Full-Graph Interconnect Architecture | |
US20050078559A1 (en) | Global recovery for time of day synchronization | |
JPH11316749A (en) | Method for identifying redundant data in data storage system | |
JPH11316746A (en) | Data communication method in extensible parallel processing computer system | |
JPH11316748A (en) | Data transfer method in parallel processing computer system | |
JPH0619785A (en) | Distributed shared virtual memory and how to configure it | |
JPH11328135A (en) | Parallel processing computer system | |
JP2000187560A (en) | Constituting method of memory system |