[go: up one dir, main page]

Gudla, 2011 - Google Patents

Design and implementation of clocked Open Core Protocol interfaces for Intellectual Property cores and on-chip network fabric

Gudla, 2011

View PDF
Document ID
13154526775871245289
Author
Gudla R
Publication year

External Links

Snippet

This thesis designs, implements, and evaluates modular Open Core Protocol (OCP) interfaces for Intellectual Property (IP) cores and Network-on-Chip (NoC) that reduces System-On-Chip (SoC) design time and enables research on different architectural …
Continue reading at collections.lib.utah.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Beigné et al. An asynchronous NOC architecture providing low latency service and its multi-level design framework
Benini et al. Network-on-chip architectures and design methods
Tatas et al. Designing 2D and 3D network-on-chip architectures
US20080320255A1 (en) Various methods and apparatus for configurable mapping of address regions onto one or more aggregate targets
KR20140063736A (en) Credit flow control scheme in a router with flexible link widths utilizing minimal storage
CN102184148A (en) AT96 bus controller IP (internet protocol) core based on FPGA (field programmable gate array) and construction method thereof
Khamis et al. Emulation and verification framework for MPSoC based on NoC and RISC-V
Ching et al. Integrated modelling and generation of a reconfigurable network-on-chip
Coppola et al. OCCN: a NoC modeling framework for design exploration
US9910454B2 (en) Synchronizer with a timing closure enhancement
Joseph et al. Ratatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs
Koch-Hofer et al. ASC, a SystemC extension for Modeling Asynchronous Systems, and its application to an Asynchronous NoC
Gebhardt et al. Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs
Dhanwada et al. Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems
Gebhardt et al. Comparing energy and latency of asynchronous and synchronous NoCs for embedded SoCs
US11113441B1 (en) Reduce/broadcast computation-enabled switching elements in an emulation network
Gudla Design and implementation of clocked Open Core Protocol interfaces for Intellectual Property cores and on-chip network fabric
Jetly Experimental comparison of store-and-forward and wormhole noc routers for fpga's
Greaves System on Chip Design and Modelling
Schonwald et al. Network-on-chip architecture exploration framework
Indrusiak et al. Applying UML interactions and actor-oriented simulation to the design space exploration of network-on-chip interconnects
Davis Synthesizing asynchronous circuits: Practice and experience
Ma et al. AXI, APB and AXI NOC model design based on SysmteC
Wibbels et al. A transmission line enabled deadlock free toroidal network-on-chip using asynchronous handshake protocols
Nori Deadlock Freedom in Relative-Timed Asynchronous Networks-on-Chip