[go: up one dir, main page]

Rimolo-Donadio et al., 2012 - Google Patents

Signal integrity: Efficient, physics-based via modeling: Principles and methods

Rimolo-Donadio et al., 2012

Document ID
13090030097203376406
Author
Rimolo-Donadio R
Müller S
Duan X
Kotzev M
Brüns H
Schuster C
Publication year
Publication venue
IEEE Electromagnetic Compatibility Magazine

External Links

Snippet

This article discusses the high-frequency behavior of thru-hole vias enclosed by solid reference planes in packages and printed circuit boards and reviews some efficient modeling alternatives for signal and power integrity applications. The electromagnetic …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5036Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P5/00Coupling devices of the waveguide type
    • H01P5/12Coupling devices having more than two ports
    • H01P5/16Conjugate devices, i.e. devices having at least one port decoupled from one other port
    • H01P5/18Conjugate devices, i.e. devices having at least one port decoupled from one other port consisting of two coupled guides, e.g. directional couplers
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, and noise or electromagnetic interference
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P3/00Waveguides; Transmission lines of the waveguide type
    • H01P3/02Waveguides; Transmission lines of the waveguide type with two longitudinal conductors
    • H01P3/08Microstrips; Strip lines
    • H01P3/081Micro-striplines

Similar Documents

Publication Publication Date Title
Chen et al. Analysis of a large number of vias and differential signaling in multilayered structures
US20030072130A1 (en) Methods for modeling interactions between massively coupled multiple vias in multilayered electronic packaging structures
Ye et al. DC power-bus design using FDTD modeling with dispersive media and surface mount technology components
Ekman Electromagnetic modeling using the partial element equivalent circuit method
Duan et al. Circular ports in parallel-plate waveguide analysis with isotropic excitations
Pan et al. Characterization of via structures in multilayer printed circuit boards with an equivalent transmission-line model
Zhang et al. A novel impedance definition of a parallel plate pair for an intrinsic via circuit model
Huynen et al. Entire domain basis function expansion of the differential surface admittance for efficient broadband characterization of lossy interconnects
Leone Design expressions for the trace-to-edge common-mode inductance of a printed circuit board
Rimolo-Donadio et al. Signal integrity: Efficient, physics-based via modeling: Principles and methods
Li et al. Mode-decomposition-based equivalent model of high-speed vias up to 100 GHz
Wu et al. Signal integrity analysis of package and printed circuit board with multiple vias in substrate of layered dielectrics
Wu et al. Analytical prediction of crosstalk among vias in multilayer printed circuit boards
Brauer et al. Microwave filter analysis using a new 3-D finite-element modal frequency method
Liu et al. Novel methods for modeling of multiple vias in multilayered parallel-plate structures
Lee et al. Analysis and suppression of SSN noise coupling between power/ground plane cavities through cutouts in multilayer packages and PCBs
Zhang et al. Systematic microwave network analysis for multilayer printed circuit boards with vias and decoupling capacitors
Wen et al. Modeling and quantification for electromagnetic radiation of power-bus structure with multilayer printed circuit board
Huang et al. Fast broadband modeling of traces connecting vias in printed circuit boards using broadband Green’s function method
Duan et al. Extension of the contour integral method to anisotropic modes on circular ports
Araneo et al. Two-port equivalent of PCB discontinuities in the wavelet domain
Oo et al. Cascaded microwave network approach for power and signal integrity analysis of multilayer electronic packages
Halligan et al. Maximum crosstalk estimation in lossless and homogeneous transmission lines
Preibisch et al. Physics-based via and waveguide models for efficient SIW simulations in multilayer substrates
Su et al. Calculating radiated emissions due to I/O line coupling on printed circuit boards using the imbalance difference method