Di Febo et al., 2012 - Google Patents
Impact of planar electromagnetic band-gap structures on IR-DROP and signal integrity in high speed printed circuit boardsDi Febo et al., 2012
- Document ID
- 12991842214065235122
- Author
- Di Febo D
- Nisanci M
- de Paulis F
- Orlandi A
- Publication year
- Publication venue
- International Symposium on Electromagnetic Compatibility-EMC EUROPE
External Links
Snippet
This paper presents an application of electromagnetic band-gap (EBG) structures in printed circuit boards (PCB) for power plane noise reduction in the band of high speed digital signals at a data rate of 5 Gbps. The typical EBG geometry that covers entirely the PCB …
- 238000004458 analytical method 0 abstract description 8
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, and noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09618—Via fence, i.e. one-dimensional array of vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09627—Special connections between adjacent vias, not for grounding vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P5/00—Coupling devices of the waveguide type
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7626216B2 (en) | Systems and methods for electromagnetic noise suppression using hybrid electromagnetic bandgap structures | |
| Shahparnia et al. | Electromagnetic interference (EMI) reduction from printed circuit boards (PCB) using electromagnetic bandgap structures | |
| US6441313B1 (en) | Printed circuit board employing lossy power distribution network to reduce power plane resonances | |
| Ricchiuti | Power-supply decoupling on fully populated high-speed digital PCBs | |
| Orlandi et al. | Electromagnetic Bandgap (EBG) Structures: Common Mode Filters for High Speed Digital Systems | |
| Wang et al. | Model and mechanism of miniaturized and stopband-enhanced interleaved EBG structure for power/ground noise suppression | |
| De Paulis et al. | Practical EBG application to multilayer PCB: Impact on power integrity | |
| de Paulis et al. | Impact of shorting vias placement on embedded planar electromagnetic bandgap structures within multilayer printed circuit boards | |
| Kim et al. | Wideband and compact EBG structure with balanced slots | |
| Mohajer-Iravani et al. | Suppression of EMI and electromagnetic noise in packages using embedded capacitance and miniaturized electromagnetic bandgap structures with high-k dielectrics | |
| De Paulis et al. | Signal integrity analysis of single-ended and differential striplines in presence of EBG planar structures | |
| Zhang et al. | A novel double-square electromagnetic bandgap structure for wideband SSN suppression in high-speed PCB | |
| Khoshniat et al. | Metamaterial absorbers for lining system shield box and packaging: Cavity analysis and equivalent material design | |
| Rider et al. | Crosstalk and EMI in mixed-signal/microwave multi-layer pc boards | |
| Di Febo et al. | Impact of planar electromagnetic band-gap structures on IR-DROP and signal integrity in high speed printed circuit boards | |
| Wu et al. | Mitigation of noise coupling in multilayer high-speed PCB: State of the art modeling methodology and EBG technology | |
| Han et al. | Pinwheel meander-perforated plane structure for mitigating power/ground noise in system-in-package | |
| Zhang et al. | Power noise suppression using power-and-ground via pairs in multilayered printed circuit boards | |
| Pan | Equivalent characteristic impedance and propagation constant for multi-layer via structures | |
| Khorrami | Optimized virtual ground fence for power delivery filtering of mixed-signal systems | |
| Hardin et al. | Z-directed component (zdc) technology for power integrity applications | |
| Pan et al. | Equivalent transmission-line model for vias connected to striplines in multilayer print circuit boards | |
| Oo et al. | Analysis of SMT decoupling capacitor placement in electronic packages using hybrid modeling method | |
| De Paulis et al. | Experimental validation of common-mode filtering performances of planar electromagnetic band-gap structures | |
| De Paulis et al. | Routing strategies for improving common mode filter performances in high speed digital differential interconnects |