Durai et al., 2017 - Google Patents
Real Time Implementation of QFT-PUF Architecture for Data Secure System-on-ChipDurai et al., 2017
- Document ID
- 7275546553874349049
- Author
- Durai S
- Parthasarathy R
- Publication year
- Publication venue
- Journal of Computational and Theoretical Nanoscience
External Links
Snippet
System-on-chip (SoC) face major problem due to vulnerability of hack. The hacker target the cryptographic IP block in the architecture of SoC. However, PUF test wrapper provides the security for individual IP core. The individual IP core protection plays major problem in PUF …
- 238000000034 method 0 abstract description 10
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Zalivaka et al. | Reliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response | |
| US10742421B1 (en) | Methods and systems for anonymous hardware attestation | |
| US11831777B2 (en) | Secure computing hardware apparatus | |
| US10735205B1 (en) | Methods and systems for implementing an anonymized attestation chain | |
| Gao et al. | PUF-FSM: a controlled strong PUF | |
| Gu et al. | A modeling attack resistant deception technique for securing lightweight-PUF-based authentication | |
| Johnson et al. | A PUF-enabled secure architecture for FPGA-based IoT applications | |
| Yu et al. | A lockdown technique to prevent machine learning on PUFs for lightweight authentication | |
| RU2619895C1 (en) | Data encryption system and methods | |
| Herder et al. | Physical unclonable functions and applications: A tutorial | |
| US9628272B2 (en) | PUF authentication and key-exchange by substring matching | |
| CN106664204B (en) | Differential power analysis strategy | |
| EP3542261B1 (en) | Method for performing a trustworthiness test on a random number generator | |
| US20060221686A1 (en) | Integrated circuit that uses a dynamic characteristic of the circuit | |
| US11593488B2 (en) | Systems and methods for a cryptographic agile bootloader for upgradable secure environment | |
| Zalivaka et al. | Design and implementation of high-quality physical unclonable functions for hardware-oriented cryptography | |
| Wortman et al. | P2M‐based security model: security enhancement using combined PUF and PRNG models for authenticating consumer electronic devices | |
| Sami et al. | Poca: First power-on chip authentication in untrusted foundry and assembly | |
| Ruhrmair | Sok: Towards secret-free security | |
| van Dijk et al. | Protocol attacks on advanced PUF protocols and countermeasures | |
| CN113597627B (en) | Dynamic transformations in blockchain header validation | |
| Yu et al. | Why deep learning makes it difficult to keep secrets in FPGAs | |
| Gebotys et al. | Security wrappers and power analysis for SoC technologies | |
| Chhabra et al. | Hardware obfuscation of aes ip core using pufs and prng: A secure cryptographic key generation solution for internet-of-things applications | |
| Mühlbach et al. | Secure communication in microcomputer bus systems for embedded devices |