[go: up one dir, main page]

Bringans et al., 1992 - Google Patents

Effect of interface chemistry on the growth of ZnSe on the Si (100) surface

Bringans et al., 1992

Document ID
5453917701660827839
Author
Bringans R
Biegelsen D
Swartz L
Ponce F
Tramontana J
Publication year
Publication venue
Physical Review B

External Links

Snippet

Heteroepitaxial growth of compound semiconductors on Si surfaces is strongly affected by the chemical bonding at the interface. In this work, the growth of ZnSe on Si (100) surfaces by molecular-beam epitaxy has been investigated primarily by transmission electron …
Continue reading at journals.aps.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02543—Phosphides
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L39/00—Devices using superconductivity; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L39/24—Processes or apparatus peculiar to the manufacture or treatment of devices provided for in H01L39/00 or of parts thereof
    • H01L39/2419—Processes or apparatus peculiar to the manufacture or treatment of devices provided for in H01L39/00 or of parts thereof the superconducting material comprising copper oxide
    • H01L39/2422—Processes for depositing or forming superconductor layers
    • H01L39/2454—Processes for depositing or forming superconductor layers characterised by the substrate
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process

Similar Documents

Publication Publication Date Title
Bringans et al. Effect of interface chemistry on the growth of ZnSe on the Si (100) surface
US5316615A (en) Surfactant-enhanced epitaxy
US5997638A (en) Localized lattice-mismatch-accomodation dislocation network epitaxy
Koguchi et al. Growth of GaAs epitaxial microcrystals on an S-terminated GaAs substrate by successive irradiation of Ga and As molecular beams
White et al. Mesotaxy: Single‐crystal growth of buried CoSi2 layers
Sands et al. Solid-phase regrowth of compound semiconductors by reaction-driven decomposition of intermediate phases
Yalisove et al. Epitaxial orientation and morphology of thin CoSi2 films grown on Si (100): Effects of growth parameters
Sinharoy Fluoride/semiconductor and semiconductor/fluoride/semiconductor heteroepitaxial structure research: A review
US4960728A (en) Homogenization anneal of II-VI compounds
Lin et al. Low‐temperature ion‐induced epitaxial growth of α‐FeSi2 and cubic FeSi2 in Si
JPH10289906A5 (en)
Palmer et al. Growth and characterization of GaSe and GaAs/GaSe on As‐passivated Si (111) substrates
EP0177903B1 (en) Semiconductor device having a gallium arsenide crystal layer grown on a silicon substrate and method for producing it
US6594293B1 (en) Relaxed InxGa1-xAs layers integrated with Si
Pearsall et al. The growth of Ga x In1− x As on (100) InP by liquid‐phase epitaxy
Michel Epitaxial iron silicides: geometry, electronic structure and applications
Ebe et al. Direct growth of CdTe on (100),(211), and (111) Si by metalorganic chemical vapor deposition
Mathis et al. Threading dislocation reduction mechanisms in low-temperature-grown GaAs
JPH06232058A (en) Epitaxial semiconductor structure manufacturing method
US5628834A (en) Surfactant-enhanced epitaxy
Pashley et al. Scanning tunneling microscopy studies of the GaAs (001) surface and the nucleation of ZnSe on GaAs (001)
Gan et al. Step structure of arsenic-terminated vicinal Ge (100)
CA1333248C (en) Method of forming crystals
Zeindl et al. Influence of substrate misorientation and temperature on MBE-grown Si
Löher et al. Epitaxial films of the 3D semiconductor CdS on the 2D layered substrate MX2 prepared by Van der Waals epitaxy