[go: up one dir, main page]
profile picture

Jinoh Cho

Ph.D. Candidate (Expected)

Languages

  • English (Professional)
  • Korean (Native)

Interests

  • Soccer and Tennis

About Theme

Career Profile

I am currently a member of the CSDL Lab, advised by Prof. Seokhyeong Kang, in the Department of Electrical Engineering at Pohang University of Science and Technology (POSTECH), South Korea. I am currently interested in differentiable optimization frameworks for VLSI CAD objectives and advancing AI-driven approaches for electronic design automation. I received my B.S. in Electrical Engineering and my M.S. from the Graduate School of AI (GSAI), both at POSTECH. During my M.S., I was advised by Prof. Jaesik Park in the Computer Vision Lab at POSTECH.

Education

M.S. in Graduate School of AI

2020.09 - 2023.02
Pohang University of Science and Technology (POSTECH)
  • Under the supervision of Prof.Jaesik Park in Computer Vision Lab.
  • Thesis : Instance-Aware Image Completion

B.S. in Electrical Engineering

2016.03 - 2020.08
Pohang University of Science and Technology (POSTECH)

Experiences

Internship

2020.01 - 2020.02
Samsung Electronics CE/IM Visual Display (VD), SoC H/W Team

Internship

2018.06 - 2018.07
LG Display, OLED Encap. Team

Publications

  • Differentiable Fill Insertion with Explicit Delay Optimization
    • Jinoh Cho, Jinmo Ahn, Jakang Lee, Jaeseung Lee, Seonghyeon Park and Seokhyeong Kang
    ACM/IEEE Design Automation Conference (DAC), Long Beach, USA, 2026
  • A Heterogeneous Graph-based Gate Sizer Integrating Graph Attention Network and Transformer
    • Jinmo Ahn, Jinoh Cho, Jaemin Seo, Jaeseung Lee, Jakang Lee and Seokhyeong Kang
    Asia and South Pacific Design Automation Conference (ASP-DAC), Hong Kong, 2026
  • Improving LLM-based Verilog Code Generation with Data Augmentation and RL
    • Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Jinoh Cho, and Seokhyeong Kang
    IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE), Lyon, France, 2025
  • Leveraging Machine Learning Techniques for Traditional EDA Workflow Enhancement
    • Jinoh Cho, Jaekyung Im, Jaeseung Lee, Kyungjun Min, Seonghyeon Park, Jaemin Seo, Jongho Yoon, and Seokhyeong Kang
    Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan, 2025
  • RL-Fill: Timing-Aware Fill Insertion using Reinforcement Learning
    • Jinoh Cho, Seonghyeon Park, Jakang Lee, Sung-Yun Lee, Jinmo Ahn, and Seokhyeong Kang
    ACM/IEEE International Conference on Computer-Aided Design (ICCAD), Newark, USA, 2024
  • Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path
    • Donggyu Kim, Minjae Kim, Junseok Hur, Jakang Lee, Jinoh Cho, and Seokhyeong Kang
    ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD), Snowbird, USA, 2024
  • Instance-Aware Image Completion
    • Jinoh Cho, Minguk Kang, Vibhav Vineet, Jaesik Park
    IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshop (CVPRW), Vancouver, Canada, 2023

    Awards

  • Exellence Award in Artificial Intelligence Diabetes Datathon 2021 (A.I.D.D 2021)
    • Jinoh Cho, Hyunjun Lee, Kang Gun
    Participate as a Team Leader, AI Model Development Challenge for Diabetes Prediction on NSML(Naver Smart Machine Learning) platform.

    Skills & Proficiency

    Python

    C & C++

    Verilog