Address: [go: up one dir, main page]

Include Form Remove Scripts Accept Cookies Show Images Show Referer Rotate13 Base64 Strip Meta Strip Title Session Cookies

Retro-V

Project information

Retro-V is a SoftCPU in Verilog that implements RISC-V 32-bit architecture RV32I, but with 8-bit external bus

RISC-V RV32I retro 8-bit 32-bit

55 Commits
1 Branch
1 Tag

README
Apache License 2.0

Created on

November 29, 2018

Loading