Make master clock generation external

Make spi_clk_main of master module external port.

Move division_ratio into cclockDiv16_a and rename the module